A Low Cost Calibrated DAC for High-Resolution Video Display System

@article{Shen2012ALC,
  title={A Low Cost Calibrated DAC for High-Resolution Video Display System},
  author={Meng-Hung Shen and Po-Chiun Huang},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  year={2012},
  volume={20},
  pages={1743-1747}
}
This paper presents a digitally enhanced strategy for current-steering digital-to-analog converters (DACs) applied to video systems. The linearity error introduced by the wittingly small current sources is evaluated by an on-chip built-in self-test scheme, which comprises a shared CalDAC, a BiasDAC, and a digital controller. Two current tuning loops are involved for error detection and compensation. Detection range of the current deviation is expanded by utilizing the differential structure and… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 13 references

A 1 . 8V 12 - bit 250 - MS / s 25 - mW self - calibrated DAC , ” in

  • S.-H. Chu J.-H. Chi, T.-H. Tsai
  • Proc . Euro . Solid - State Circuits Conf .
  • 2010

A 14-bit 1.8-V 20-mW 1-mm CMOS DAC

  • M. Tiilikainen
  • IEEE J. Solid-State Circuits, vol. 36, no. 7, pp…
  • 2001
2 Excerpts

Accurate statistical yield model for CMOS current - steering D / A converters , ” in

  • M. Steyaert van den Bosch, W. Sansen
  • Proc . IEEE Int . Symp . Circuits Syst .
  • 2000

Similar Papers

Loading similar papers…