Corpus ID: 211133012

A Lightweight ISA Extension for AES and SM4

@article{Saarinen2020ALI,
  title={A Lightweight ISA Extension for AES and SM4},
  author={Markku-Juhani O. Saarinen},
  journal={ArXiv},
  year={2020},
  volume={abs/2002.07041}
}
We describe a lightweight RISC-V ISA extension for AES and SM4 block ciphers. Sixteen instructions (and a subkey load) is required to implement an AES round with the extension, instead of 80 without. An SM4 step (quarter-round) has 6.5 arithmetic instructions, a similar reduction. Perhaps even more importantly the ISA extension helps to eliminate slow, secret-dependent table lookups and to protect against cache timing side-channel attacks. Having only one S-box, the extension has a minimal… Expand
4 Citations

Tables from this paper

Fixslicing AES-like Ciphers: New bitsliced AES speed records on ARM-Cortex M and RISC-V
  • 2
  • PDF
Building a Modern TRNG: An Entropy Source Interface for RISC-V
  • PDF

References

SHOWING 1-10 OF 25 REFERENCES
Efficient Cryptography on the RISC-V Architecture
  • 9
  • Highly Influential
  • PDF
How Fast Can Higher-Order Masking Be in Software?
  • 61
  • PDF
Cache Attacks and Countermeasures: The Case of AES
  • 1,098
  • PDF
A Small Depth-16 Circuit for the AES S-Box
  • 80
  • PDF
Intel's New AES Instructions for Enhanced Performance and Security
  • 85
  • PDF
A New Combinational Logic Minimization Technique with Applications to Cryptology
  • 127
  • PDF
Cache-timing attacks on AES
  • 747
  • PDF
Recommendation for Block Cipher Modes of Operation: Methods and Techniques
  • 554
  • PDF
The Transport Layer Security (TLS) Protocol Version 1.3
  • 820
  • PDF
The RISC-V Instruction Set Manual
  • 406
  • PDF
...
1
2
3
...