A Hybrid Sampling Method for In-the-Loop Yield Estimation of Analog ICs in an Optimization Process


Analog integrated circuit sizing can be modeled as an optimization problem and solved by optimization heuristics. The resulting solution is dependent on the modeling strategy and on the performance estimation, which is done, in general, by electrical simulations. However, the optimized solution falls on the border of the design space, where a small… (More)