A Highly-Stable Nanometer Memory for Low-Power Design

  title={A Highly-Stable Nanometer Memory for Low-Power Design},
  author={Sheng Ta Lin and Yong-Bin Kim and Fabrizio Lombardi},
  journal={2008 IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems},
A nine transistor (9T) cell at a 32nm feature size in CMOS is proposed to accomplish improvements in stability as well as power dissipation compared with previous designs for low-power memory operation. Initially, this paper shows that the proposed 9T SRAM cell can be used for robust, high-density design. Then, an optimum sizing is found for this 9T cell by considering stability, energy consumption, and performance. A write bitline balancing scheme is proposed to further reduce the power… CONTINUE READING
11 Citations
7 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 11 extracted citations


Publications referenced by this paper.
Showing 1-7 of 7 references

Design of High-Performance Microprocessor Circuits

  • A. Chandrakasan, W. J. Bowhill, F. Fox
  • 2000
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…