Corpus ID: 18048553

A High-Speed 64-Bit Binary Comparator Anjuli ,

@inproceedings{Anand2013AH6,
  title={A High-Speed 64-Bit Binary Comparator Anjuli ,},
  author={S. Anand},
  year={2013}
}
  • S. Anand
  • Published 2013
  • A high-speed 64-bit binary comparator is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison of modified and existing 64-bit binary comparator designs concentrating on delay. Means some modifications are done in existing 64-bit binary comparator design to improve the speed of the… CONTINUE READING

    References

    SHOWING 1-10 OF 10 REFERENCES
    A new low-power high-speed single-clock-cycle binary comparator
    • 32
    Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator
    • 57
    A Low-Power High-Performance Single-Cycle Tree-Based 64-Bit Binary Comparator
    • 47
    High performance single clock cycle CMOS comparator
    • H. Lam, Chi-ying Tsui
    • Computer Science
    • 2006 IEEE International Symposium on Circuits and Systems
    • 2006
    • 17
    A mux-based High-Performance Single-Cycle CMOS Comparator
    • Hing Mo Lam, C. Tsui
    • Computer Science
    • IEEE Transactions on Circuits and Systems II: Express Briefs
    • 2007
    • 66
    High-performance and power-efficient CMOS comparators
    • 94
    Low-power logic styles: CMOS versus pass-transistor logic
    • 964
    • PDF
    CMOS Digital Integrated Cir-cuits: Analysis and Design
    • 690
    • PDF
    Low Power Digital VLSI Design Circuits and Systems
    • 41
    Digital Design " . (Pearson Education Asia
    • Digital Design " . (Pearson Education Asia
    • 2002