A High Performance Architecture for Implementation of 2-D Convolution with Quadrant Symmetric Kernels

@article{Zhang2008AHP,
  title={A High Performance Architecture for Implementation of 2-D Convolution with Quadrant Symmetric Kernels},
  author={Ming Z. Zhang and Hau T. Ngo and Adam R. Livingston and Vijayan K. Asari},
  journal={International Journal of Computers and Applications},
  year={2008},
  volume={30},
  pages={298 - 308}
}
Abstract The design of a high performance digital architecture for computing 2-D convolution, utilizing the quadrant symmetry of the kernels, is proposed in this paper. Pixels in the four quadrants of the kernel region, with respect to an image pixel, are considered simultaneously for computing the partial products of the convolution sum. A novel data handling strategy, to identify pixels to be fed to different processing elements, helps reduce the data storage requirements significantly in the… Expand
Parallel performance of the fine-grain pipeline FPGA image processing system
The use of FPGA circuits in imaging systems increases. They compete with other computing environments. The article describes the indications to be followed while choosing the type of image processingExpand
Rapid prototyping of an automated video surveillance system: a hardware-software co-design approach
TLDR
A hardware-software co-design approach is proposed to effectively utilize FPGA features for a prototype of an automated video surveillance system to significantly reduce development and verification time. Expand
PENERAPAN METODE KONVOLUSI DALAM PENGOLAHAN CITRA DIGITAL
TLDR
The results of testing and evaluation of the program shows that image processing using the metode konvolusi is capable of producing better image quality. Expand

References

SHOWING 1-10 OF 24 REFERENCES
An efficient programmable 2-D convolver chip
  • Hyunman Chang, M. H. Sunwoo
  • Computer Science
  • ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)
  • 1998
TLDR
The implemented filter chip consists of only 3,893 gates, operates at 125 MHz and can meet the real-time image processing requirement, i.e., the standard of ITU-R BT.601. Expand
A Systolic 2-D Convolution Chip.
TLDR
A chip for performing the 2-D (two-dimensional) convolution in signal and image processing that consists of essentially only one type of simple cells, which are mesh-interconnected in a regular and modular way, and achieves high performance through extensive concurrent and pipelined use of these cells. Expand
Constant coefficient multiplication in FPGA structures
  • K. Wiatr, E. Jamro
  • Computer Science
  • Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future
  • 2000
TLDR
Investigates different architectures implementing bit-parallel constant-coefficient multiplication in FPGA structures, and a novel algorithm for the conversion from two's-complement to CSD representation is presented. Expand
Reconfigurable pipelined 2-D convolvers for fast digital signal processing
TLDR
The exploration of the 2-D convolver's design space will provide guidelines for the development of a library of DSP-oriented hardware configurations intended to significantly speed up the performance of general DSP processors. Expand
Parallel 2-D Convolution on a Mesh Connected Array Processor
TLDR
The basic idea of the proposed scheme is to apply the 1-D systolic concept to 2-D convolution on a mesh structure to make the scheme suitable for VLSI implementation. Expand
An advanced programmable 2D-convolution chip for, real time image processing
  • V. Hecht, K. Ronner
  • Computer Science
  • 1991., IEEE International Sympoisum on Circuits and Systems
  • 1991
TLDR
An advanced defect-tolerant systolic array implementation of the 2-D convolution algorithm for real-time image processing applications is presented and defect tolerance techniques are implemented in order to enhance yield and reliability, especially for future large area implementations. Expand
Efficient design and implementation of image processing algorithms on reconfigurable hardware using Handel-C
TLDR
A pipelined architecture of image processing algorithms like median filter, basic morphological operators, convolution and edge detection algorithms are implemented on FPGA and they are capable of producing one output on every clock cycle. Expand
A custom chip set for real-time image processing
  • P. Ruetz, R. Brodersen
  • Computer Science
  • ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing
  • 1986
TLDR
To demonstrate the use of the circuits, they are being put into a system designed to recognize two-dimensional images that are characterized by their closed contours. Expand
Two-level pipelined systolic array for multidimensional convolution
TLDR
This paper describes a systolic array for the computation of n-dimensional (nD) convolutions for any positive integer n by allowing the processing elements themselves to be pipelined to an arbitrary degree. Expand
An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients
An improved algorithm is presented for the discrete optimization of finite-impulse-response (FIR) digital filter coefficients which are represented by a canonic signed-digit (CSD) code, i.e., numbersExpand
...
1
2
3
...