A Hiererachical, Error-Tolerant Compactor


This paper describes a compactor that is practical for compacting whole chips that are designed hierarchically, and can produce a reasonable result in spite of the layout being over-constrained. The layout produced is good enough to be used in high volume chips. The compactor is currently used in a cell layout system and a chip assembly tool. 

Figures and Tables

Sorry, we couldn't extract any figures or tables for this paper.