A Hardware-Software Co-design for H . 264 / AVC Decoder

@inproceedings{Kun2006AHC,
  title={A Hardware-Software Co-design for H . 264 / AVC Decoder},
  author={Yang Kun and Zhang Chun and Du Guoze and Xie Jiangxiang and Wang Zhihua},
  year={2006}
}
A single chip decoder SOC for H.264 baseline profile, called OR264 (OR1K based H264 decoder), is presented in this paper. The chip has mixed hardware/software architecture to combine performance and flexibility. It is partitioned that the hardware is used to boost the performance and efficiency of key operations in H.264 decoder while the software is used to control the decoding flow and to synchronize the hardware modules. The hardware can decode a MB in 851 clock cycles under ideal condition… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
SHOWING 1-5 OF 5 REFERENCES

OpenRISC 1000: OpenRISC 1200

  • OPENCORES-Project
  • http://www.opencores.org/projects.cgi/web/or1k…
  • 2005
Highly Influential
3 Excerpts

WISHBONE, Revision B.3 Specification

  • R. Herveille
  • http://www.opencores.org/projects.cgi/web…
  • 2005
2 Excerpts

Similar Papers

Loading similar papers…