Corpus ID: 3202300

A Hardware Accelerator with Variable Pixel Representation & Skip Mode Prediction for Feature Point Detection Part of SIFT Algorithm

@inproceedings{Qiu2009AHA,
  title={A Hardware Accelerator with Variable Pixel Representation \& Skip Mode Prediction for Feature Point Detection Part of SIFT Algorithm},
  author={Jingbang Qiu and Tianci Huang and Yiqing Huang and Takeshi Ikenaga},
  booktitle={MVA},
  year={2009}
}
Scale Invariant Feature Transform (SIFT) is well accepted as a robust feature point detection algorithm, which is invariant to rotation, scaling, illumination and viewpoint changes. Though powerful, high computation complexity acts as a bottleneck of the real-time systems. It is not until recently that the only hardware implementation scheme is proposed to reach real-time processing. In this paper, we propose a hardware accelerator structure of the Feature Point Detection part in SIFT which is… Expand
An FPGA-Based Real-Time Hardware Accelerator for Orientation Calculation Part in SIFT
TLDR
By introducing LUT-Based Square Root Computation and Shifting-Based Orientation Calculation with use of dual-port DDR2 memory access, this paper achieves to reach real-time process speed, meanwhile keeping high accuracy. Expand
A FPGA-Based Dual-Pixel Processing Pipelined Hardware Accelerator for Feature Point Detection Part in SIFT
TLDR
An FPGA-implementable hardware accelerator for feature point detection of SIFT by introducing dual-pixel processing and the 3-stage-interpolation pipelined architecture with use of dual-port DDR2 memory access to further improve process speed and keep high accuracy. Expand
A real-time embedded architecture for SIFT
TLDR
This paper presents a low-cost embedded system based on a new architecture that successfully integrates FPGA and DSP that can detect SIFT feature and extract SIFT descriptor for detected features in real-time. Expand
Fast-Gaussian SIFT and its hardware architecture for keypoint detection
  • L. Ke, Jun Wang, Xijun Zhao, Fan Liang
  • Computer Science
  • 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)
  • 2016
TLDR
A Fast-Gaussian SIFT(FG-SIFT) is proposed, which reduces the computational complexity about 95% in GSS construction, and increases the accuracy of keypoint detection. Expand

References

SHOWING 1-8 OF 8 REFERENCES
SIFT Implementation and Optimization for General-Purpose GPU
TLDR
Methods and techniques that take advantage of modern graphics hardware for real-time tracking and recognition of feature-points and the generation of feature vectors from input images in the various stages are presented. Expand
GPU-based Video Feature Tracking And Matching
TLDR
Novel implementations of the KLT feature track- ing and SIFT feature extraction algorithms that run on the graphics processing unit (GPU) and is suitable for video analysis in real-time vision systems. Expand
Object recognition from local scale-invariant features
  • D. Lowe
  • Mathematics, Computer Science
  • Proceedings of the Seventh IEEE International Conference on Computer Vision
  • 1999
TLDR
Experimental results show that robust object recognition can be achieved in cluttered partially occluded images with a computation time of under 2 seconds. Expand
Distinctive Image Features from Scale-Invariant Keypoints
This paper presents a method for extracting distinctive invariant features from images that can be used to perform reliable matching between different views of an object or scene. The features are ...
IKENAGA, "Hardware Accelerator for Feature Point Detection Part in SIFT Algorithm & Corresponding Hardware-Friendly Modification
  • SASIMI
  • 2009
Hardware Accelerator for Feature Point Detection Part in SIFT Algorithm & Corresponding Hardware-Friendly Modification
  • 2009
A GPU implementation of the SIFT algorithm: An MSc Project Proposal" www.inf.ed.ac.uk/events/jamboree/2007/Posters/k-dermitzakis.pdf
  • 2007
A GPU implementation of the SIFT algorithm: An MSc Project Proposal