A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems

Abstract

Embedded systems are increasingly based on multi-core platforms to accommodate a growing number of applications, some of which have real-time requirements. Resources, such as off-chip DRAM, are typically shared between the applications using memory interconnects with different arbitration polices to cater to diverse bandwidth and latency requirements… (More)
DOI: 10.1109/TC.2016.2595581

14 Figures and Tables

Topics

  • Presentations referencing similar topics