A Generic Network Interface Architecture for a Networked Processor Array (NePA)

Abstract

Recently Network-on-Chip (NoC) technique has been proposed as a promising solution for on-chip interconnection network. However, different interface specification of integrated components raises a considerable difficulty for adopting NoC techniques. In this paper, we present a generic architecture for network interface (NI) and associated wrappers for a networked processor array (NoC based multiprocessor SoC) in order to allow systematic design flow for accelerating the design cycle. Case studies for memory and turbo decoder IPs show the feasibility and efficiency of our approach.

DOI: 10.1007/978-3-540-78153-0_19

Extracted Key Phrases

10 Figures and Tables

Cite this paper

@inproceedings{Lee2008AGN, title={A Generic Network Interface Architecture for a Networked Processor Array (NePA)}, author={Seung Eun Lee and Jun Ho Bahn and Yoon Seok Yang and Nader Bagherzadeh}, booktitle={ARCS}, year={2008} }