A Generic Methodology to Compute Design Sensitivity to SEU in SRAM-Based FPGA

@article{Mousavi2018AGM,
  title={A Generic Methodology to Compute Design Sensitivity to SEU in SRAM-Based FPGA},
  author={Mahsa Mousavi and Hamid Reza Pourshaghaghi and Mohammad Tahghighi and Roel Jordans and Henk Corporaal},
  journal={2018 21st Euromicro Conference on Digital System Design (DSD)},
  year={2018},
  pages={221-228}
}
Recently, SRAM-based FPGAs are widely used in aeronautic and space systems. As the adverse effects of radiations in space are much higher than in the Earth, developing fault tolerant techniques play crucial roles for the use of electronics in space. However, fault tolerance techniques might introduce additional penalties in area, power, performance and design time. In order to compromise between the overhead introduced by these techniques and system fault tolerance, a generic methodology for… CONTINUE READING

Similar Papers

References

Publications referenced by this paper.
SHOWING 1-10 OF 30 REFERENCES

Mitigation Techniques for SRAM - based FPGAs

Chapman SEU
  • TWEPP
  • 2015

SEU Mitigation Techniques for SRAM-based

K. Chapman
  • FPGAs. TWEPP2015,
  • 2015
VIEW 2 EXCERPTS

Criticality-aware scrubbing mechanism for SRAM-based FPGAs

  • 2014 24th International Conference on Field Programmable Logic and Applications (FPL)
  • 2014

Fast and accurate SEU-tolerance characterization method for Zynq SoCs

  • 2014 24th International Conference on Field Programmable Logic and Applications (FPL)
  • 2014
VIEW 3 EXCERPTS