A GaN driver IC with novel highly digitally adaptive dead-time control for Synchronous Rectifier Buck Converter

  title={A GaN driver IC with novel highly digitally adaptive dead-time control for Synchronous Rectifier Buck Converter},
  author={Ping Kun Chiu and Pin Ying Wang and Sheng Teng Li and Ching-Jan Chen and Yi Chen},
  journal={2020 IEEE Energy Conversion Congress and Exposition (ECCE)},
  • P. Chiu, P. Wang, Yi Chen
  • Published 11 October 2020
  • Engineering
  • 2020 IEEE Energy Conversion Congress and Exposition (ECCE)
GaN devices operating at reverse conduction region causing excessive conduction loss. Therefore, the GaN based switching converters are required to minimize the dead-time. This paper proposes a novel highly digitally adaptive dead-time control for GaN driver. A driver integrated circuit (IC) is designed in 0.18μm BCD GEN2 process to verify the concept. The measurement result achieves 0.7ns dead-time at 2A and efficiency can improve 2.1% at 2A full load compared to 10ns fixed dead-time… 
Reverse Conduction Loss Minimization in GaN‑Based PMSM Drive
A novel dead-time loss minimization method for GaN-based high-frequency switching converters for electric drives that does not impose additional requirements on the hardware design phase and converter data acquisition is presented.
Linear Equivalent Model for VHF Class Φ2 Inverter Based on Spectrum Quantification Method to Reduce GaN Reverse Conduction Loss
A linear equivalent model is derived from frequency-domain perspective, which simplifies the derivation process and provides an intuitive physical insight for class $\Phi _{2}$ inverter to derive optimal duty cycles for different working conditions.


Dead-Time Control System for a Synchronous Buck dc-dc Converter
A new control technique, and a drive system that regulates the dead-time to a minimum value of 2 ns, are presented, and converter losses decrease by 19 % to 32 % when compared to the fixed dead- time solution.
A 10MHz GaN Based Buck Converter with Dynamic Pull-up Resistor Gate Driver
Targeting on high switching frequency gallium nitride (GaN) dc-dc buck converter, this paper presents a 10MHz switching frequency gate driver IC for GaN based synchronous buck converter with 12V
A high efficiency synchronous buck converter with adaptive dead-time control
An adaptive inverter-based dead-time controller for synchronous DC-DC converter is proposed, which simultaneously eliminates the power losses caused by body-diode conduction, power-stage shoot-through current and inductor reverse current.
A 10MHz GaN Driver with Gate Ringing Suppression and Active Bootstrap Control
Targeting on gate ringing suppression in gallium nitride (GaN) dc-dc converter. This paper presents a 10MHz switching frequency gate driver for GaN-based buck converter which including a fixed dead
An Integrated Gate Driver for E-mode GaN HEMTs with Active Clamping for Reverse Conduction Detection
Detection of reverse-conduction in GaN-based switched-mode power converters is essential to reduce power loss and to protect the circuit from severe undershoot voltage. In this paper, an active
A Tri-Slope Gate Driving GaN DC–DC Converter With Spurious Noise Compression and Ringing Suppression for Automotive Applications
A gallium nitride (GaN)-based dc–dc converter operating at 10 MHz achieves EMI noise reduction at main switching frequency and its harmonics, and a spurious noise compression technique compresses and re-distributes spurious switching noise within a defined frequency sideband.
16.7 A 20V 8.4W 20MHz four-phase GaN DC-DC converter with fully on-chip dual-SR bootstrapped GaN FET driver achieving 4ns constant propagation delay and 1ns switching rise time
Interleaved multiphase topologies can be the most effective way to increase system f<sub>sw</sub>.
16.8 A 3-to-40V 10-to-30MHz automotive-use GaN driver with active BST balancing and VSW dual-edge dead-time modulation achieving 8.3% efficiency improvement and 3.4ns constant propagation delay
Gallium Nitride (GaN) FETs facilitate highly efficient power conversion due to a ×10 reduction in switching losses, and thus enable high switching frequency (fSW) operation to reduce the PCB footprint and lower cost.
Building blocks for future dual-channel GaN gate drivers: Arbitrary waveform driver, bootstrap voltage supply, and level shifter
This paper presents three circuit blocks vital to the implementation of a fully integrated dual-channel gate driver – A 100 ps resolution, digitally-controlled active gate driver IC, a sub-ns propagation delay level shifter with 200 V/ns slew-rate immunity, and a regulated bootstrap supply that maintains its output voltage regardless of any switch-node undershoot during switching events.
GaN Transistors for Efficient Power Conversion
This timely second edition has been substantially expanded to keep students and practicing power conversion engineers ahead of the learning curve in GaN technology advancements. Acknowledging that