A GA-based timing-driven placement technique

Deep-sub-micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, timing constraint has become the dominant factor in the performance of VLSI. This paper discusses a novel timing driven placement technique through genetic algorithm. The proposed algorithm has a… CONTINUE READING