A Fully Integrated 24GHz 4-Channel Phased-Array Transceiver in 0.13μm CMOS Based on a Variable-Phase Ring Oscillator and PLL Architecture

@article{Krishnaswamy2007AFI,
  title={A Fully Integrated 24GHz 4-Channel Phased-Array Transceiver in 0.13μm CMOS Based on a Variable-Phase Ring Oscillator and PLL Architecture},
  author={Harish Krishnaswamy and Hossein Hashemi},
  journal={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers},
  year={2007},
  pages={124-591}
}
A fully integrated 24GHz 4-channel phased-array transceiver in 0.13μm CMOS is reported. The architecture is based on a variable-phase ring oscillator in a PLL that modulates the baseband for each antenna in the TX mode and downconverts the received signal from all antennas in the RX mode without using RF mixers, signal-path phase shifters, or any power combining network. The 2.3 × 2.1 mm2 chip achieves an array transmit EIRP > 23.8dBm, RX gain > 42dB, and can scan the beam continuously 
Highly Cited
This paper has 41 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
30 Citations
0 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 30 extracted citations

Similar Papers

Loading similar papers…