A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors

Abstract

Advances in CMOS technology have made digital circuits and systems very sensitive to manufacturing variations, aging, and/or soft errors. Fault-tolerant techniques using hardware redundancy have been extensively investigated for improving reliability. Quadded logic (QL) is an interwoven redundant logic technique that corrects errors by switching them from… (More)
DOI: 10.1109/TVLSI.2014.2341610

Topics

10 Figures and Tables

Statistics

010203020162017
Citations per Year

Citation Velocity: 12

Averaging 12 citations per year over the last 2 years.

Learn more about how we calculate this metric in our FAQ.

Slides referencing similar topics