A Fault Tolerance NoC Topology and Adaptive Routing Algorithm

@article{Yang2016AFT,
  title={A Fault Tolerance NoC Topology and Adaptive Routing Algorithm},
  author={Pengfei Yang and Quan Wang and Wei Li and Zhibin Yu and Hongwei Ye},
  journal={2016 13th International Conference on Embedded Software and Systems (ICESS)},
  year={2016},
  pages={42-47}
}
The congestion in any regions or the faults in routing nodes, communication links and processing elements(PEs) will affect the NoC performance seriously in the multiprocessor system-on-chip (MPSoC) based on network on chip (NoC). In this paper, the NoC topology is designed which the fault tolerance function is enabled. Its dual-port network interface (NI) makes the key PE have two links with network at least, which can ensure high reliability of the system. The adaptive fault tolerant routing… CONTINUE READING

Tables and Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-2 OF 2 CITATIONS

References

Publications referenced by this paper.
SHOWING 1-10 OF 10 REFERENCES

Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2015
VIEW 1 EXCERPT

Low cost fault-tolerant routing algorithm for Networks-on-Chip

  • Microprocessors and Microsystems - Embedded Hardware Design
  • 2015
VIEW 1 EXCERPT

Fault-Tolerant Network Interfaces for Networks-on-Chip

  • IEEE Transactions on Dependable and Secure Computing
  • 2014
VIEW 1 EXCERPT

Dual-Layer Adaptive Error Control for Network-on-Chip Links

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2012
VIEW 1 EXCERPT

Vicis: A reliable network for unreliable silicon

  • 2009 46th ACM/IEEE Design Automation Conference
  • 2009
VIEW 1 EXCERPT

Platform 2015: Intel processor and platform evolution for the next decade[J

S Borkar, P Dubey, K Kahn
  • 2005
VIEW 1 EXCERPT