A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing

@article{Dutta2006ADM,
  title={A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing},
  author={Hritam Dutta and Frank Hannig and J{\"u}rgen Teich and Benno Heigl and Heinz Hornegger},
  journal={IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06)},
  year={2006},
  pages={331-340}
}
Massively parallel processor array architectures can be used as hardware accelerators for a plenty of dataflow dominant applications. Bilateral filtering is an example of a state-of-the-art algorithm in medical imaging, which falls in the class of 2D adaptive filter algorithms. In this paper, we propose a semi-automatic mapping methodology for the generation of hardware accelerators for such a generic class of adaptive filtering applications in image processing. The final architecture deliver… CONTINUE READING
Highly Cited
This paper has 43 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 18 extracted citations

A high speed configurable FPGA architecture for bilateral filtering

2014 IEEE International Conference on Image Processing (ICIP) • 2014
View 6 Excerpts
Highly Influenced

NABI: Low power, high speed FPGA based Novel Approach for Bilateral filter

2016
View 7 Excerpts
Method Support
Highly Influenced

A design method for real-time image denoising circuit using High-Level Synthesis

2016 7th International Conference of Information and Communication Technology for Embedded Systems (IC-ICTES) • 2016
View 3 Excerpts

Real-timerange image preprocessing on FPGAs

2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig) • 2013
View 1 Excerpt

References

Publications referenced by this paper.