A Design Approach for Power-Optimized Fully Reconfigurable $\Delta \Sigma$ A/D Converter for 4G Radios

  title={A Design Approach for Power-Optimized Fully Reconfigurable \$\Delta \Sigma\$ A/D Converter for 4G Radios},
  author={Yi Ke and Jan Craninckx and Georges G. E. Gielen},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
This paper presents a novel design approach for fully reconfigurable low-voltage delta-sigma analog-digital converters for next-generation wireless applications. This approach guides us to find the power-optimal solution corresponding to the specifications of various wireless standards by exploring single-loop feedback and feedforward topologies with different filter order, number of quantizer bits, and oversampling ratios. Unlike previous multimode designs, this approach provides a better… CONTINUE READING
Highly Cited
This paper has 41 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 23 extracted citations

A low power DLL based clock multiplier for multistandard wireless smart grid communication

2014 9th International Symposium on Communication Systems, Networks & Digital Sign (CSNDSP) • 2014
View 1 Excerpt

A reconfigurable 0-L1-L2 S-MASH2 modulator with high-level sizing and power estimation

2014 27th IEEE International System-on-Chip Conference (SOCC) • 2014
View 2 Excerpts

A 1.7mW quadrature bandpass ΔΣ ADC with 1MHz BW and 60dB DR at 1MHz IF

2013 IEEE International Symposium on Circuits and Systems (ISCAS2013) • 2013
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 14 references

An empirical study of high-order single-bit delta–sigma modulators

R. Schreier
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 8, pp. 461–466, Aug. 1993. • 1993
View 3 Excerpts
Highly Influenced

A 0.13 um CMOS EDGE/ UMTS/WLAN tri-mode ADC with -92 THD

T. Christen, T. Burger, H. Quiting
Dig. Tech Papers ISSCC, Feb. 2007, pp. 240–241. • 2007
View 1 Excerpt

A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS

2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers • 2007
View 3 Excerpts

An 80/100MS/s 76.3/70.1dB SNDR /spl Delta//spl Sigma/ ADC for Digital TV Receivers

2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers • 2006

Fully reconfigurable active-Gm-RC biquadratic cells for software defined radio applications

2006 IEEE International Symposium on Circuits and Systems • 2006
View 3 Excerpts

An architectural power estimator for analog-to-digital converters

IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. • 2004
View 1 Excerpt

Similar Papers

Loading similar papers…