Corpus ID: 21686712

A Clock Gating Technique Using Auto Gated Flip Flop for Look Ahead Clock Gating

  title={A Clock Gating Technique Using Auto Gated Flip Flop for Look Ahead Clock Gating},
  author={Mayuri B. Junghare and Aparna S. Shinde},
The look ahead clock gating based on auto gated flip flops method combines the previously three methods. Several techniques to reduce the power have been developed of which clock gating is predominant. This look ahead clock gating computes the clock enabling signals of each flip flop one cycle ahead of time, based on the present cycle data of those flip flops on which it depends. It avoids the tight timing constraints of auto gated and data driven by allotting a full clock cycle for the… Expand
1 Citations

Figures and Tables from this paper

Enabling Concurrent Clock and Power Gating in 32 Bit ROM
  • H. Kumar, Anjan Kumar, V. Deolia
  • Computer Science
  • 2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
  • 2018
This paper integrates both the method of minimizing power dissipation of 32 bit ROM by applying the gating technique and significant reduction in static as well as dynamic power have been seen by help of Tanner EDA tool. Expand


Dual Optimized System for Flip-Flop Grouping Using Data Driven Clock Gating Approach
Data driven clock gating is a popular technique used in many synchronous circuits for reducing dynamic power dissipation. Power optimization plays the major role in the recent years. So far the powerExpand
Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating
  • S. Wimer, I. Koren
  • Engineering, Computer Science
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
Data-driven clock gating is integrated into an Electronic Design Automation (EDA) commercial backend design flow, achieving total power reduction of 15%-20% for various types of large-scale state-of-the-art industrial and academic designs in 40 and 65 manometer process technologies. Expand
The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating
  • S. Wimer, I. Koren
  • Computer Science
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2012
A probabilistic model of the clock gating network is developed that allows for the expected power savings and the implied overhead and the optimal gater fan-out is derived, based on flip-flops toggling probabilities and process technology parameters. Expand
Low power flip-flop with clock gating on master and slave latches
A new flip-flop is presented in which power dissipation is reduced by deactivating the clock signal on both the master and slave latches when there are no data transitions. The new circuit overcomesExpand
On optimal flip-flop grouping for VLSI power minimization
  • S. Wimer
  • Mathematics, Computer Science
  • Oper. Res. Lett.
  • 2013
It is shown that the optimal clustering problem is NP-hard, and the quality of MCPM heuristics is studied, showing by experiments that it falls 5% above the optimal solution. Expand
Areview of clock gating Technique
  • MIT Int. J. Electron. And Commun. Engin., vol.1, no.2,pp.106-114, Aug. 2011
  • 2011