A Case for Thermal-Aware Floorplanning at the Microarchitectural Level

Abstract

In current day microprocessors, exponentially increasing power densities, leakage, cooling costs, and reliability concerns have resulted in temperature becoming a first class design constraint like performance and power. Hence, virtually every high performance microprocessor uses a combination of an elaborate thermal package and some form of Dynamic Thermal Management (DTM) scheme that adaptively controls its temperature. While DTM schemes exploit the important variable of power density to control temperature, this paper attempts to show that there is a significant peak temperature reduction potential in managing lateral heat spreading through floorplanning. It argues that this potential warrants consideration of the temperature-performance trade-off early in the design stage at the microarchitectural level using floorplanning. As a demonstration, it uses previously proposed wire delay model and floorplanning algorithm based on simulated annealing to present a profile-driven, thermal-aware floorplanning scheme that significantly reduces peak processor temperature with minimal performance impact that is quite competitive with DTM.

Extracted Key Phrases

6 Figures and Tables

Statistics

01020'05'06'07'08'09'10'11'12'13'14'15'16'17
Citations per Year

139 Citations

Semantic Scholar estimates that this publication has 139 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@article{Sankaranarayanan2005ACF, title={A Case for Thermal-Aware Floorplanning at the Microarchitectural Level}, author={Karthik Sankaranarayanan and Sivakumar Velusamy and Mircea R. Stan and Kevin Skadron}, journal={J. Instruction-Level Parallelism}, year={2005}, volume={7} }