A CMOS 6b 400 M sample/s ADC with error correction

  title={A CMOS 6b 400 M sample/s ADC with error correction},
  author={Shuya Tsukamoto and Toshiaki Endo and W M Schofield},
  journal={1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)},
Applications of A/D converters (ADC) in digital data reading, for example hard disk drives (HDD), digital video disk, and 10BaseT, require high speed and low error rate. Short latency is also important for HDD applications that have feedback loops. Most error correction techniques detect at thermometer code zero-to-one transition to reject bubbles (sparkle errors). These techniques require many elements, making high-speed operation difficult in CMOS. This paper describes a CMOS ADC with 2-clock… CONTINUE READING


Publications citing this paper.
Showing 1-10 of 10 extracted citations

A Novel Low Power High Speed BEC for 2GHz Sampling Rate Flash ADC in 45nm Technology

2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS) • 2017
View 16 Excerpts
Highly Influenced

Extra loop delay compensation for hybrid delta-sigma modulators

2014 IEEE International Symposium on Circuits and Systems (ISCAS) • 2014

Pipelined Gray encoding scheme for ultra-high sampling rate Flash ADCs

2013 International Conference on Computational Problem-Solving (ICCP) • 2013
View 1 Excerpt

A Low-Power High-Speed 4-Bit ADC for DS-UWB Communications

IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07) • 2007
View 1 Excerpt

A Dual-Channel 6b 1GS/s 0.18um CMOS ADC for Ultra Wide-Band Communication Systems

APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems • 2006

Analog design in deep sub-micron CMOS

Proceedings of the 26th European Solid-State Circuits Conference • 2000

Similar Papers

Loading similar papers…