A CMOS 32b single chip microprocessor

@article{Murphy1981AC3,
  title={A CMOS 32b single chip microprocessor},
  author={Bernard T. Murphy and R M Wynne Edwards and Leonard W. Thomas and J. J. Molinelli},
  journal={1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers},
  year={1981},
  volume={XXIV},
  pages={230-231}
}
  • Bernard T. Murphy, R M Wynne Edwards, +1 author J. J. Molinelli
  • Published in
    IEEE International Solid…
    1981
  • Computer Science
  • A FULL 32b CPl* implemented in CMOS using a latc.h-up free twin-tub technology will be described, citing the architecture from both the user's external and internal hardware viewpoints. From the user's viewpoint the CPU supports efficient compi­ lation of high level languages with respect to both code space and execution time. In addition, it has features which support the design of an operating system. The instruction set is orthogonal so that any opcode can be nsed with any operand descriptor… CONTINUE READING

    Create an AI-powered research feed to stay up to date with new papers like this posted to ArXiv

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 11 CITATIONS

    Quest for Low-Voltage and Low-Power Integrated Circuits: Towards a Sustainable Future

    VIEW 7 EXCERPTS
    CITES BACKGROUND
    HIGHLY INFLUENCED

    Fast CMOS buffering with post-change logic

    VIEW 1 EXCERPT
    CITES METHODS

    CMOS — The emerging VLSI technology

    • Jianmin Chen
    • Engineering
    • IEEE Circuits and Devices Magazine
    • 1986
    VIEW 2 EXCERPTS
    CITES METHODS

    A CMOS Design Strategy for Bit-Serial Signal Processing

    The VLSI Design Automation Assistant: From Algorithms to Silicon

    VIEW 1 EXCERPT
    CITES BACKGROUND

    A CMOS Cell Library for Bit-Serial Signal Processing

    VIEW 1 EXCERPT
    CITES METHODS

    A Survey of Computer Aids for VLSI Layout

    • A. Richard Newton
    • Computer Science
    • 1982 Symposium on VLSI Technology. Digest of Technical Papers
    • 1982
    VIEW 3 EXCERPTS
    CITES BACKGROUND

    Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design

    VIEW 2 EXCERPTS
    CITES BACKGROUND & METHODS