A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications

@article{Chien2000A9L,
  title={A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications},
  author={George Chien and P. M. D. Gray},
  journal={IEEE Journal of Solid-State Circuits},
  year={2000},
  volume={35},
  pages={1996-1999}
}
A monolithic CMOS local oscillator utilizing a delay-locked loop (DLL)-based frequency multiplier technique to synthesize a 900-MHz carrier frequency with a low close-in phase noise is described. The prototype, implemented in a double-poly five-metal 0.35-/spl mu/m CMOS technology, achieves a -123 and -127 dBc/Hz phase noise at 60 and 330 kHz offset frequencies, respectively, while dissipating 130 mW from a 3.3-V supply. This prototype satisfies the specification of the IS-137 AMPS/TDMA dual… CONTINUE READING
Highly Cited
This paper has 290 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 87 extracted citations

A DLL-based injection-locked frequency synthesizer for WiMedia UWB

2012 IEEE International Symposium on Circuits and Systems • 2012
View 5 Excerpts
Highly Influenced

A fractional delay-locked loop for on chip clock generation applications

Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005. • 2005
View 5 Excerpts
Highly Influenced

A wideband MDLL with jitter reduction scheme for forwarded clock serial links in 40 nm CMOS

2016 14th IEEE International New Circuits and Systems Conference (NEWCAS) • 2016
View 3 Excerpts
Highly Influenced

A 300µmW 1.9GHz CMOS oscillator utilizing micromachined resonators

Proceedings of the 28th European Solid-State Circuits Conference • 2002
View 3 Excerpts
Method Support
Highly Influenced

0.36 nJ/bit MedRadio Band OOK Transmitter for Wearable Healthcare Applications

2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID) • 2018
View 1 Excerpt

High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator

2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT) • 2018

290 Citations

01020'00'04'09'14'19
Citations per Year
Semantic Scholar estimates that this publication has 290 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-8 of 8 references

A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture

2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056) • 2000
View 1 Excerpt

The future of CMOS wireless transceivers

1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers • 1997
View 1 Excerpt

A 900 MHz CMOS LC-oscillator with quadrature outputs

1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC • 1996
View 1 Excerpt

An 8-b 100-MHz full-Nyquist analog-to-digital converter

R. J. van de Plassche, P. Baltus
IEEE J. Solid-State Circuits , vol. SC-23, pp. 1334–1344, Dec. 1988. • 1988
View 1 Excerpt