A 8.9-ENOB 2.5-εW 150-KS/s non-binary redundant successive approximation ADC in 0.18-μm CMOS for bio-implanted devices

@article{Chan2010A82,
  title={A 8.9-ENOB 2.5-εW 150-KS/s non-binary redundant successive approximation ADC in 0.18-μm CMOS for bio-implanted devices},
  author={Kok Lim Chan and Andreas Astuti Lee and Xiaojun Yuan and K. R. Swathi Krishna and Minkyu Je},
  journal={2010 Annual International Conference of the IEEE Engineering in Medicine and Biology},
  year={2010},
  pages={650-653}
}
A successive approximation analog-to-digital converter (SAR ADC) with a split-capacitor switching scheme implementing the generalized non-binary redundant SAR algorithm and an energy efficient level shifter is proposed for bio-implanted applications. The generalized non-binary redundant SAR algorithm removes the radix constraint in conventional non-binary redundant SAR algorithm, and the energy efficient level shifter allows optimal power supplies to be chosen independently for the analog and… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 10 CITATIONS

References

Publications referenced by this paper.
SHOWING 1-9 OF 9 REFERENCES

" A 25 μ W 100 kS / s 12 b ADC for Wireless Micro - Sensor Applications

  • G-M. Lee Hong

A 1 . 2 V 10 b 20 MSample / s Non - Binary Successive Approximation ADC in 0 . 13 μ m CMOS

  • R. W. Brodersen S. M. Chen

A 150 MS / s 133 μ W 7 b ADC in 90 nm digital CMOS Using a Comparator - Based Asynchronous Binary - Search sub - ADC

  • P. Geraedts
  • ISSCC Dig . Tech . Papers

A 9 . 4 - ENOB 1 V 3 . 8 μ W 100 kS / s SAR ADC with Time - Domain Comparator

  • P. Nuzzo V. Giannini, V. Chironi, A. Baschirotto, G. Van der Plas, J. Craninckx

An 820 μ W 9 b 40 MS / s Noise - Tolerant Dynamic - SAR ADC in 90 nm Digital CMOS

  • B. Verbruggen Van der Plas
  • ISSCC Dig . Tech . Papers

Analog / Digital Conversion Using Successive Approximation and Redundant Weighting

  • A. P. Chandrakasan N. Verma

Similar Papers

Loading similar papers…