A 7-Round Parallel Hardware-Saving Accelerator for Gaussian and DoG Pyramid Construction Part of SIFT

@inproceedings{Qiu2009A7P,
  title={A 7-Round Parallel Hardware-Saving Accelerator for Gaussian and DoG Pyramid Construction Part of SIFT},
  author={Jingbang Qiu and Tianci Huang and Takeshi Ikenaga},
  booktitle={ACCV},
  year={2009}
}
Highly Cited
This paper has 20 citations. REVIEW CITATIONS

From This Paper

Topics from this paper.

Citations

Publications citing this paper.
Showing 1-6 of 6 extracted citations

Fast-Gaussian SIFT and its hardware architecture for keypoint detection

2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) • 2016
View 14 Excerpts
Method Support
Highly Influenced

Efficient parallel Recursive Gaussian SIFT algorithm based on multi-core DSP

2015 IEEE 5th International Conference on Electronics Information and Emergency Communication • 2015
View 1 Excerpt

Optimization of the SIFT key algorithms on multi-core DSP systems

Proceedings of 2013 3rd International Conference on Computer Science and Network Technology • 2013
View 2 Excerpts

Real-time scene recognition on embedded system with SIFT keypoints and a new descriptor

2013 IEEE International Conference on Mechatronics and Automation • 2013
View 1 Excerpt

An improvement on the keypoint detection method of SIFT for hardware computation

2011 9th World Congress on Intelligent Control and Automation • 2011

Low Complexity Homography Matrix Based SIFT for Real-Time 2D Rigid Object Tracking

2010 6th International Conference on Wireless Communications Networking and Mobile Computing (WiCOM) • 2010