A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS

@article{Tyshchenko2010A5A,
  title={A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS},
  author={Oleksiy Tyshchenko and Ali Sheikholeslami and Hirotaka Tamura and Masaya Kibune and Hisakatsu Yamaguchi and Junji Ogawa},
  journal={IEEE Journal of Solid-State Circuits},
  year={2010},
  volume={45},
  pages={1091-1098}
}
This paper presents an ADC-based CDR that blindly samples the received signal at twice the data rate and uses these samples to directly estimate the locations of zero crossings for the purpose of clock and data recovery. We successfully confirmed the operation of the proposed CDR architecture at 5 Gb/s. The receiver is implemented in 65 nm CMOS, occupies 0.51 mm2, and consumes 178.4 mW at 5 Gb/s. 

From This Paper

Figures, tables, results, connections, and topics extracted from this paper.
10 Extracted Citations
8 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.
Showing 1-10 of 10 extracted citations

Referenced Papers

Publications referenced by this paper.
Showing 1-8 of 8 references

A 500 mW digitally calibrated AFE in 65 nm CMOS for 10 Gb/s serial links over backplane and multimode fiber

  • J. Cao
  • IEEE Int. Solid-State Circuits Conf. Dig. Tech…
  • 2009
2 Excerpts

A 12.5 Gb/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery

  • M. Harwood
  • IEEE Int. Solid-State Circuits Conf. Dig. Tech…
  • 2007

Similar Papers

Loading similar papers…