A 40-GHz Flip-Flop-Based Frequency Divider

  title={A 40-GHz Flip-Flop-Based Frequency Divider},
  author={Payam Heydari and Ravindran Mohanavelu},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
This brief presents the design and implementation of a 40-GHz flip-flop-based frequency divider which incorporates a novel latch topology with two distinct tail current sources and an enabled cross-coupled pair during the tracking mode. The proposed topology will speed up the latch operation and increase the driving capability. It is capable of performing frequency division at 40 GHz without shunt or series peaking inductors. The circuit was fabricated in a 0.18-mum SiGe BiCMOS process, where… CONTINUE READING
Highly Cited
This paper has 23 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 17 extracted citations

Frequency Enhancement in Miller Divider with Injection-Locking Portrait

2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID) • 2017
View 6 Excerpts
Highly Influenced

A 60-GHz quadrature PLL in 90nm CMOS

2011 18th IEEE International Conference on Electronics, Circuits, and Systems • 2011
View 1 Excerpt

Injection-Locking-Based Power and Speed Optimization of CML Dividers

IEEE Transactions on Circuits and Systems II: Express Briefs • 2011

A 0.8-mW 55-GHz Dual-Injection-Locked CMOS Frequency Divider

IEEE Transactions on Microwave Theory and Techniques • 2008


Publications referenced by this paper.
Showing 1-10 of 14 references

A 40 GHz 2.1 V static frequency divider in SiGe using a low-voltage latch topology

2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers • 2005

Novel 40-GHz flip-flop-based frequency divider in 0.18- m CMOS

Proc. IEEE Eur. Solid-State Circuits Conf., Sep. 2005, pp. 185–188. • 2005
View 2 Excerpts

A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology

IEEE Journal of Solid-State Circuits • 2004
View 2 Excerpts

A novel ultra high-speed flip-flop-based frequency divider

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) • 2004
View 2 Excerpts

Design of ultrahigh-speed low-voltage CMOS CML buffers and latches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2004
View 2 Excerpts

Design of Integrated Circuits for Optical Communications

B. Razavi
New York: McGraw-Hill, • 2003
View 2 Excerpts

A 1.8 V 3 mW 16.8 GHz frequency divider in 0.25 /spl mu/m CMOS

2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056) • 2000
View 1 Excerpt

Similar Papers

Loading similar papers…