Corpus ID: 15737701

A 3GHz Low-offset Fully Dynamic Latched Comparator for High-Speed and Low-Power ADCs

  title={A 3GHz Low-offset Fully Dynamic Latched Comparator for High-Speed and Low-Power ADCs},
  author={S. M. Vali and P. Rajesh},
  • S. M. Vali, P. Rajesh
  • Published 2013
  • Engineering
  • In this paper, performances of various types of dynamic latched comparators are compared in terms of their offset voltages, speed and power. The accuracy of comparators, which is defined by its offset, along with power consumption, speed is of keen interest in achieving overall higher performance of ADCs. This can be achieved by the fully dynamic latched comparator which is proposed in this paper. This comparator shows 14.6mV offset which is small when compared to other dynamic comparators and… CONTINUE READING
    8 Citations


    A low-noise self-calibrating dynamic comparator for high-speed ADCs
    • 310
    • PDF
    CMOS dynamic comparators for pipeline A/D converters
    • 105
    • Highly Influential
    Yield and speed optimization of a latch-type voltage sense amplifier
    • 390
    Kickback noise reduction techniques for CMOS latched comparators
    • P. Figueiredo, J. Vital
    • Mathematics, Computer Science
    • IEEE Transactions on Circuits and Systems II: Express Briefs
    • 2006
    • 292
    • PDF
    An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch
    • 182
    A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time
    • 484
    • PDF
    CMOS Analog Circuit Design
    • 2,619
    • PDF
    Design of a CMOS Comparator for Low Power and High Speed
    • Internationl Journal of Electronic Engineering Research, vol. 2, no. 1, pp. 29-34, 2010
    • 2010
    C.Vital, “Kickback Noise Reduction Techniques for CMOS Latched Comparator
    • IEEE Transactions on Circuits and Systems, vol.53,
    • 2006