A 32b CMOS single-chip RISC type processor

@article{Marston1987A3C,
  title={A 32b CMOS single-chip RISC type processor},
  author={A. Marston and Gregory D. Burroughs and K.-C. Chen and Al Desroches and G. Emerson and Jim Tsen Gong Hsu and Ruby B. Lee and F. Najami and A. Peebles and Krystal Peterson and B. Saperstein and J. Wangunhardjo and Alan Wiemann and Ryan Wu},
  journal={1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers},
  year={1987},
  volume={XXX},
  pages={28-29}
}
  • A. Marston, G. Burroughs, R. Wu
  • Published 1987
  • Chemistry
  • 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
A fully custom 164K Transistor Reduced Instruction Set Computer will be discussed. Peak performance is 8MIPS at a frequency of 8MHz. A 1.6μm CMOS technology provides a 8.46mm×8.62mm chip that dissipates 1W. 
6 Citations

Figures and Tables from this paper

A 32-bit CMOS microprocessor with on-chip cache and TLB
TLDR
A 32-b general-purpose microprocessor has been developed using 1-/spl mu/m CMOS technology, designed to reduce the pipeline to three stages, simplifying the control path and obtaining high-speed performance.
A 30 MIPS VLSI CPU
  • B. D. Boschma, D. M. Burns, V. Shen
  • Computer Science
    IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers
  • 1989
A description is given of a VLSI CPU which implements an existing 32-b architecture with a set of 140 instructions, most of which can be executed within one effective clock cycle. The device is
Precision architecture
  • R. Lee
  • Computer Science
    Computer
  • 1989
The processor component of the Hewlett-Packard Precision Architecture system is described. The architecture's goals, how the architecture addresses the spectrum of general-purpose user information
HP Precision: a spectrum architecture
  • R. Lee
  • Computer Science
    [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track
  • 1989
The author discusses the Hewlett-Packard Precision architecture, which was designed as a common architecture for HP computer systems. It has a RISC (reduced-instruction-set computer)-like execution
An area-utility model for on-chip memories and its application
TLDR
An area model for on-chip memories is presented that considers the supplied bandwidth of the individual memory cells and includes such overhead as control logic, driver logic, and tag storage, thereby permitting comparison of data buffers of different organizations and of arbitrary sizes.
An area model for on-chip memories and its application
TLDR
An area model suitable for comparing data buffers of different organizations and arbitrary sizes is described and it is shown that, comparing caches and register files in terms of area for the same storage capacity, caches generally occupy more area per bit than register files for small caches because the overhead dominates the cache area at these sizes.