A 300 MHz CMOS microprocessor with multi-media technology

@article{Miller1997A3M,
  title={A 300 MHz CMOS microprocessor with multi-media technology},
  author={J. Miller},
  journal={1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers},
  year={1997},
  pages={170-171}
}
  • J. Miller
  • Published 1997 in
    1997 IEEE International Solids-State Circuits…
This 7.5M transistor CMOS microprocessor is architecturally equivalent to, and the next generation superset of, a previous microprocessor with dynamic execution (Colwell and Steek, 1995). It implements Intel MMX/sup TM/ Technology instructions to enhance performance of media and communication applications. It doubles the on-chip instruction and data caches of the previous generation processor to 16 kB each and implements a dedicated bus to access large off-chip second-level caches. This… CONTINUE READING
10 Citations
2 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-2 of 2 references

A 0.6pm BiCMOS Processor with Dynamic Execution,

  • R. U Colwell, R. Steck
  • ISSCC Digest of Technical Papers,
  • 1995

A 30-MHz Hybrid AnalogDigital Clock Recovery Circuit in 2-um CMOS,

  • B Kim
  • IEEE J. Solid-state Circuits, vol. SC-25,
  • 1990

Similar Papers

Loading similar papers…