A 3.33Gb/s (1200,720) low-density parity check code decoder

  title={A 3.33Gb/s (1200,720) low-density parity check code decoder},
  author={Chien-Ching Lin and Kai-Li Lin and Hsie-Chia Chang and Chen-Yi Lee},
  journal={Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.},
In this paper, a (1200,720) LDPC decoder based on an irregular parity check matrix is presented. For achieving higher chip density and less critical path delay, the proposed architecture features a data reordering such that only one specific data bus exists between message memories and computational units. Moreover, the LDPC decoder can also process two different codewords concurrently to increase throughput and datapath efficiency. After chip implementation, a 3.33Gb/s data rate is achieved… CONTINUE READING
Highly Cited
This paper has 29 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 17 extracted citations

A Systematic Optimized Comparison Algorithm for LDPC Decoder

2008 10th International Conference on Advanced Communication Technology • 2008
View 4 Excerpts
Highly Influenced

A 16Gbps Real-Time BF-based LDPC Decoder for IEEE 802.3an Standard

2011 International Conference on Multimedia and Signal Processing • 2011
View 1 Excerpt


Publications referenced by this paper.
Showing 1-7 of 7 references

Good Error-Correcting Codes Based on Very Sparse Matrices

IEEE Trans. Information Theory • 1999
View 6 Excerpts
Highly Influenced

Low-density parity-check codes

IRE Trans. Information Theory • 1962
View 4 Excerpts
Highly Influenced

Multi-band OFDM physical layer proposal for IEEE 802.15 task group 3a

A. Batra
submitted to IEEE P802.15 working group for WPANs, Sept. 2004. Proceedings of ESSCIRC, Grenoble, France, 2005 214 • 2004
View 2 Excerpts

A recursive approach to low complexity codes

IEEE Trans. Information Theory • 1981
View 2 Excerpts

Similar Papers

Loading similar papers…