# A 3 V, 0.35 /spl mu/m CMOS Bluetooth receiver IC

@article{Sheng2002A3V, title={A 3 V, 0.35 /spl mu/m CMOS Bluetooth receiver IC}, author={Wenjun Sheng and Bo Xia and Ahmed Emira and Chunyu Xin and Ari Yakov Valero-L{\'o}pez and Sung Tae Moon and Edgar S{\'a}nchez-Sinencio}, journal={2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)}, year={2002}, pages={107-110} }

This paper presents a monolithic low-IF Bluetooth receiver. The highlights of the receiver include a low-power active complex filter with a non-conventional tuning scheme and a high performance mixed-mode GFSK demodulator. The chip was fabricated on a 6.25 mm/sup 2/ die using TSMC 0.35 /spl mu/m standard CMOS process. -82 dBm sensitivity at 1e-3 BER, -10 dBm IIP3 and 15 dB noise figure were achieved In the measurements.

## Figures from this paper

## 14 Citations

A CMOS down-conversion micromixer for IEEE 802.11b WLAN transceivers

- Business2006 IEEE International Symposium on Circuits and Systems
- 2006

A CMOS down-conversion micromixer for IEEE 802.11b WLAN transceivers is presented and the operating principle of the CMOS micronixer is quantitively discussed and some design insights are given out.

A low power LNA for bluetooth low energy application with consideration of process and mismatch

- Engineering2012 Asia Pacific Microwave Conference Proceedings
- 2012

A low Power LNA for application in bluetooth low energy (BLE) receiver front-end in UMC 130-nm CMOS is presented. A capacitor cross-coupled common-gate LNA has been implemented. Due to the very low…

A compact digitally programmable reconfigurable filter for dual-mode BT/802.11b receivers

- Engineering
- 2013

Continuous-time Sigma-Delta AD conversion for wireless communication

- Computer Science, Business
- 2004

Two converter solutions for a full-digital Bluetooth receiver that achieves high resolution and low power consumption by careful design and merges analog filtering and VGA into the ADC.

Energy-Efficient Phase-Domain RF Receivers for Internet-of-Things (IOT) Applications

- Computer Science
- 2016

An energy-efficient single-channel phase-domain receivers based on a sliding-IF phase-to-digital conversion (SIF-PDC) loop is presented, which equivalently transforms the signal processing from analog I/Q domain to the digital phase domain, which save almost 40 % power consumption.

Design of an optimised 2.5 GHz CMOS differential LC oscillator

- Engineering
- 2004

An analytic method to predict the oscillation amplitude and supply current values of a differential CMOS oscillator. A simplified model to predict the phase noise performance for this type of…

System level design of radio frequency receivers for wireless communications

- Computer ScienceASIC, 2003. Proceedings. 5th International Conference on
- 2003

For the first time in the literature, a systematic design methodology to distribute the receiver overall radio specifications into individual building blocks and lead to the minimum power consumption design is introduced.

Optimal Low Power Complex Filters

- EngineeringIEEE Transactions on Circuits and Systems I: Regular Papers
- 2013

The adopted approach shows that the most efficient designs in terms of the number of active components are current-mode filters based on the transconductance and current amplifiers.

Analytical model for CMOS cross-coupled LC-tank oscillator

- EngineeringIET Circuits Devices Syst.
- 2014

This study presents a new approach for evaluating the amplitude of the main component, oscillation frequency and power consumption of cross-coupled LC-tank oscillator.

Design of a CMOS RF front end receiver in 0.18μm technology

- Physics
- 2008

This book presents a systematic procedure for cataloguing the phytochemical properties of phosphorous, and some of the properties related to phosphorous and nitrogen are determined to be phosphorous-based.

## References

SHOWING 1-10 OF 23 REFERENCES

A fully-integrated CMOS RFIC for Bluetooth applications

- Computer Science2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)
- 2001

A 4.5/spl times/4 mm/sup 2/ single-chip Bluetooth RF transceiver in a 0.35 /spl mu/m standard CMOS technology with minimal external components operates from a 3 V supply. The low-IF receiver achieves…

A fully-integrated single-chip SOC for Bluetooth

- Computer Science2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)
- 2001

A 0.25 /spl mu/m CMOS IC contains all analog and digital electronics required for a point-to-multipoint Bluetooth node and has 15 dB noise figure and 2 dBm maximum transmitter output.

A 22 mW Bluetooth RF transceiver with direct RF modulation and on-chip IF filtering

- Computer Science2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)
- 2001

The single low-IF I/O receiver uses a 7th-order complex IF filter with tuning, distributed AGC and digital PLL demodulation to directly modulate the carrier and settles to 30 ppm within 180 /spl mu/s.

The first very low-IF RX, 2-point modulation TX CMOS system on chip Bluetooth solution

- Engineering2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173)
- 2001

The proposed low cost Bluetooth single-chip solution is implemented in a 0.25 /spl mu/m CMOS technology. The "System On Chip (SOC)" includes all necessary baseband- and RF-parts to achieve full…

A 2.4 GHz CMOS transceiver for Bluetooth

- Computer Science2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173)
- 2001

A fully integrated CMOS transceiver tuned to 2.1 GHz consumes 46 mA in receive-mode and 47mA in transmit-mode from a 2.7 V supply and delivers a GFSK modulated spectrum at an output power of 5 dBm.

A 1.5 V, 1.5 GHz CMOS low noise amplifier

- Physics1996 Symposium on VLSI Circuits. Digest of Technical Papers
- 1996

A 1.5 GHz low noise amplifier for a Global Positioning System (GPS) receiver has been implemented in a 0.6 /spl mu/m CMOS process. This amplifier provides a forward gain of 22 dB with a noise figure…

A 1.6-GHz CMOS PLL with on-chip loop filter

- Engineering, PhysicsIEEE J. Solid State Circuits
- 1998

A 1-GHz phase locked loop has been fabricated in a 0.6-/spl mu/m CMOS technology that exhibits -115 dBc/Hz phase noise at a 600-kHz offset from the carrier when the oscillator is open loop.

A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-/spl mu/m CMOS technology

- Engineering, Physics1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)
- 1999

This paper describes the design of a CMOS frequency synthesizer targeting wireless local area network applications in the 5 GHz range. Based on an integer-N architecture, the synthesizer produces a…

A 2-V CMOS cellular transceiver front-end

- EngineeringIEEE Journal of Solid-State Circuits
- 2000

The potential of achieving the analog performance required for the class I/II DCS-1800 cellular system in a standard 0.25-/spl mu/m CMOS technology is shown, without tuning or trimming.

A CMOS gm-C polyphase filter with high image band rejection

- EngineeringProceedings of the 26th European Solid-State Circuits Conference
- 2000

This paper presents a 7th order polyphase (14th order bandpass) gm-C IF filter implemented in a 0.35 µm CMOS process. The filter bandwidth is 1 MHz, the center frequency is 3 MHz, the image band…