A 28 nm Embedded Split-Gate MONOS (SG-MONOS) Flash Macro for Automotive Achieving 6.4 GB/s Read Throughput by 200 MHz No-Wait Read Operation and 2.0 MB/s Write Throughput at Tj of 170$^{\circ}$ C

@article{Taito2016A2N,
  title={A 28 nm Embedded Split-Gate MONOS (SG-MONOS) Flash Macro for Automotive Achieving 6.4 GB/s Read Throughput by 200 MHz No-Wait Read Operation and 2.0 MB/s Write Throughput at Tj of 170\$^\{\circ\}\$ C},
  author={Yasuhiko Taito and T. Kono and Masaya Nakano and T. Saito and T. Ito and K. Noguchi and H. Hidaka and T. Yamauchi},
  journal={IEEE Journal of Solid-State Circuits},
  year={2016},
  volume={51},
  pages={213-221}
}
  • Yasuhiko Taito, T. Kono, +5 authors T. Yamauchi
  • Published 2016
  • Engineering, Computer Science
  • IEEE Journal of Solid-State Circuits
  • First-ever 28 nm embedded split-gate MONOS (SG-MONOS) flash macros have been developed to increase memory capacity embedded in micro controller units and to improve performance over wide junction temperature range from -40°C to 170 °C as demanded strongly in automotive uses. [...] Key Method Temperature-adaptive step pulse erase control (TASPEC) improves the TDDB lifetime of dielectric films between metal interconnect layers by three times. TASPEC is particularly useful for a data flash macro with one million…Expand Abstract
    20 Citations
    A 30 ns 16 Mb 2 b/cell Embedded Flash with Ramped Gate Time-Domain Sensing Scheme for Automotive Application
    80-kb Logic Embedded High-K Charge Trap Transistor-Based Multi-Time-Programmable Memory With No Added Process Complexity
    • 6
    A 58-nm 2-Gb MLC “B4-Flash” Memory with Flexible Multisector Architecture
    A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D
    Improvement of Cell’s Performance for Low Power Self-Aligned Split-Gate SONOS Memory Device
    • J. Hu, Zhaozhao Xu, +4 authors W. Qian
    • Materials Science
    • 2019 China Semiconductor Technology International Conference (CSTIC)
    • 2019
    Investigation and three implementations for low power self-aligned 1.5-T SONOS flash device
    • 3
    Fabrication and Characterization of A Novel Fully Self-Aligned Split-Gate Sonos Memory Device
    Development of 2T-SONOS Cell Using a Contamination-Free Process Integration for a Highly Reliable Code Storage eNVM
    A 32-KB ePCM for Real-Time Data Processing in Automotive and Smart Power Applications
    • 7
    Time-domain ramped gate sensing for embedded multi-level flash in automotive applications
    • S. Kiesel, T. Kern, B. Wicht
    • Engineering, Computer Science
    • 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)
    • 2017
    • 2

    References

    SHOWING 1-10 OF 10 REFERENCES
    40nm embedded SG-MONOS flash macros for automotive with 160MHz random access for code and endurance over 10M cycles for data
    • T. Kono, T. Ito, +6 authors T. Yamauchi
    • Computer Science
    • 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers
    • 2013
    • 39
    A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging
    • 759
    • PDF
    A novel 3 volts-only, small sector erase, high density flash E/sup 2/PROM
    • 65
    7.7 Enterprise-grade 6x fast read and 5x highly reliable SSD with TLC NAND-flash memory for big-data storage
    • 20
    A 512 kB MONOS type flash memory module embedded in a microcontroller
    • T. Tanaka, H. Tanikawa, +4 authors M. Hiraki
    • Computer Science
    • 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)
    • 2003
    • 14
    Secondary Electron flash-a high performance, low power flash technology for 0.35 /spl mu/m and below
    • 55
    A 28 nm Embedded SG-MONOS Flash Macro for Automotive Achieving 200 MHz Read Operation and 2.0 MB/s Write Throughput at Tj of 170 C
    • Proc. ISSCC Dig. Tech. Papers, pp. 132–133, 2015.
    • 2015
    A 65 nm 4 MB Embedded Flash Macro for Automotive Achieving a Read Throughput of 5.7 GB/s and a Write Throughput of 1.4 MB/s
    • Proc. ESSCIRC, pp. 193–196, 2013.
    • 2013