A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation

  title={A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation},
  author={B. H. Calhoun and A. P. Chandrakasan},
  journal={IEEE Journal of Solid-State Circuits},
Low-voltage operation for memories is attractive because of lower leakage power and active energy, but the challenges of SRAM design tend to increase at lower voltage. This paper explores the limits of low-voltage operation for traditional six-transistor (6T) SRAM and proposes an alternative bitcell that functions too much lower voltages. Measurements confirm that a 256-kb 65-nm SRAM test chip using the proposed bitcell operates into sub-threshold to below 400 mV. At this low voltage, the… CONTINUE READING
Highly Influential
This paper has highly influenced 38 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 351 citations. REVIEW CITATIONS
234 Citations
20 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 234 extracted citations

352 Citations

Citations per Year
Semantic Scholar estimates that this publication has 352 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 20 references

A SRAM design on 65 nm CMOS technology with integrated leakage scheme

  • K. Zhang, U. Bhattacharya, +6 authors M. Bohr
  • Symp. VLSI Circuits Dig. Tech. Papers, 2004, pp…
  • 2004
1 Excerpt

Similar Papers

Loading similar papers…