• Corpus ID: 11180415

A 256 k @ 32-bit Capture Card for the IIP Radiometer

  title={A 256 k @ 32-bit Capture Card for the IIP Radiometer},
  author={Grant A. Hampson},
The digital part of the radiometer project is broken into several stages of development (Digital IF, APB, FFT, etc) and it is important to be able to capture results from each stage. It is of equal importance that each stage be capable of interfacing to the proceeding stage. Consequently a standard interface was developed using a high density 68-pin SCSI3 connector. This is the same connector which is used to interface data to the PC using the PCI-DIO-32HS digital acquisition card [2]. A… 

Figures from this paper

AD9410 Prototype Evaluation
This document describes the evaluation of a 200MHz analogue-to-digital converter acquisition evaluation board, which contains an AD9410 10-bit ADC and is interfaced via an Altera APEX FPGA to a custom capture card.
Implementation of a Single FFT Processor
This document describes a FPGA implementation and simulation of the FFT component of the IIP Radiometer RFI processor described in [1], with special emphasis on its floating point outputs.
On-Air Test of the IIP Receiver Using Observations of an ATC Radar
A quick sanity check of the IIP radiometer hardware developed to date is documents, using observations of a nearby 1331 MHz air traffic control (ATC) radar, which confirms that the dynamic range of the receiver is greater than 40 dB.
Digital Receiver For Interference Suppression in Microwave Radiometry
Recent results are reviewed from an IIP project on the development of digital backends for microwave radiometer systems. The digital backends developed implement real-time RFI suppression algorithms


Design Concept for the IIP Radiometer RFI Processor
High-Speed 32-bit Digital Pattern I/O and Handshaking, National Instruments
  • High-Speed 32-bit Digital Pattern I/O and Handshaking, National Instruments
  • 2002
AD9410, Analog Devices Corporation
  • AD9410, Analog Devices Corporation
  • 2000