A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications

Abstract

A multi-standard (JPEG/MPEG-1/2/4/H.264) video decoder includes 252kgates and 4.9kB internal memory in a core size of 4.2times1.2mm <sup>2</sup> using 0.13mum 1P8M CMOS. The power consumption at 1.2V supply is 71 mW at 120MHz for real-time HD1080 and 7.9mW at 20MHz for real-time H.264 decoding of D1 video 
DOI: 10.1109/ISSCC.2007.373404

Topics

2 Figures and Tables

Statistics

01020201520162017
Citations per Year

Citation Velocity: 8

Averaging 8 citations per year over the last 3 years.

Learn more about how we calculate this metric in our FAQ.

Cite this paper

@article{Chien2007A2M, title={A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications}, author={Chih-Da Chien and Chien-Chang Lin and Yi-Hung Shih and He-Chun Chen and Chia-Jui Huang and Cheng-Yen Yu and Chih-Liang Chen and Ching-Hwa Cheng and Jiun-In Guo}, journal={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, year={2007}, pages={282-603} }