A 24 GHz Subharmonic Direct Conversion Receiver in 65 nm CMOS

@article{Mazzanti2011A2G,
  title={A 24 GHz Subharmonic Direct Conversion Receiver in 65 nm CMOS},
  author={Andrea Mazzanti and Marco Sosio and Matteo Repossi and Francesco Svelto},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  year={2011},
  volume={58},
  pages={88-97}
}
Scaled CMOS proves to be suitable for the design of transceiver ICs at micro- and millimeter-waves. The effort is presently toward compact and low-power solutions in view of integrating several transceivers on the same chip enabling phased array systems. In this paper we present a 24 GHz receiver, based on a subharmonic direct conversion architecture, designed in a 65 nm node. The local oscillator takes advantage of the half frequency operation proving significantly lower power consumption when… CONTINUE READING
Highly Cited
This paper has 20 citations. REVIEW CITATIONS