A 20-GHz Bipolar Latched Comparator With Improved Sensitivity Implemented in InP HBT Technology

@article{Kraus2011A2B,
  title={A 20-GHz Bipolar Latched Comparator With Improved Sensitivity Implemented in InP HBT Technology},
  author={Shraga Kraus and Ingmar Kallfass and Robert E. Makon and Rachid Driad and Michael Moyal and Dan Ritter},
  journal={IEEE Transactions on Microwave Theory and Techniques},
  year={2011},
  volume={59},
  pages={707-715}
}
A method for improving the sensitivity (or speed) of a master-slave emitter-coupled logic comparator using emitter degeneration resistors is presented. The degeneration resistors in the latching pair reduce the transistor charging time, thus allowing more time for regeneration. Improved and standard comparators were implemented using the InP/GaInAs heterojunction bipolar transistor technology and were tested at a clock rate of 20 GHz. The improved comparator exhibited better sensitivity (by a… CONTINUE READING