A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS

  title={A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS},
  author={Chun-Cheng Liu and S. Chang and Guan-Ying Huang and Ying-Zu Lin and Chung-Ming Huang},
  journal={2010 Symposium on VLSI Circuits},
This paper presents a 10-bit SAR ADC using a variable window function to reduce the unnecessary switching in DAC network. At 10-MS/s and 1-V supply, the ADC consumes only 98 µW and achieves an SNDR of 60.97 dB, resulting in an FOM of 11 fJ/Conversion-step. The prototype is fabricated in a 0.18µm CMOS technology. 
103 Citations

Figures from this paper

A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS
  • 18
A 76nW, 4kS/s 10-bit SAR ADC with offset cancellation for biomedical applications
  • 5
A 24μW 12b 1MS/s 68.3dB SNDR SAR ADC with two-step decision DAC switching
  • 14
A 0.024 mm2 4.9 fJ 10-bit 2 MS/s SAR ADC in 65 nm CMOS
  • 6
A 10-bit 200MS/s SAR ADC with reference buffer in 40nm CMOS
0.5V 1OMS/S 9-Bits Asynchronous SAR ADC for BLE Receivers in L80NM CMOS Technology
A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step
  • 145
A 4.5fJ/conversion-step 9-bit 35MS/s configurable-gain SAR ADC in a compact area
  • Ye Xu, P. Harpe, T. Ytterdal
  • Engineering, Computer Science
  • 2015 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2015
  • 2
A 0.5V 1.1MS/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40nm CMOS
  • 50
A 6 mW 325 MS/s 8 bit SAR ADC with background offset calibration
  • 4


A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process
  • 88
  • PDF
A 12b 11MS/s successive approximation ADC with two comparators in 0.13μm CMOS
  • 33
  • PDF
A 10-bit 500-KS/s low power SAR ADC with splitting comparator for bio-medical applications
  • 56
500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC
  • 296
  • PDF