A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer

@article{Reddy2012A17,
  title={A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer},
  author={Karthikeyan Reddy and Sachin Rao and Rajesh Inti and Brian Young and Amr Elshazly and Mrunmay Talegaonkar and Pavan Kumar Hanumolu},
  journal={2012 IEEE International Solid-State Circuits Conference},
  year={2012},
  pages={152-154}
}
Voltage-controlled oscillator (VCO) based analog-to-digital conversion presents an attractive means of implementing high-bandwidth oversampling ADCs [1,2]. They exhibit inherent noise-shaping properties and can operate at low supply voltages and high sampling rates [1-3]. However, usage of VCO-based ADCs has been limited due to their nonlinear voltage-to-frequency (V-to-F) transfer characteristic, which severely degrades their distortion performance. Digital calibration is used to combat… CONTINUE READING
Highly Cited
This paper has 29 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 22 extracted citations

A 200MS/s 7bit time domain ring quantizer

2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) • 2017
View 4 Excerpts
Highly Influenced

A 1.1mW, 63.7dB-SNDR, 10MHz-BW hybrid voltage -time domain ADC

2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS) • 2014
View 6 Excerpts
Highly Influenced

Fundamental limits on energy efficiency performance of VCO-based ADCs

2017 IEEE International Symposium on Circuits and Systems (ISCAS) • 2017
View 1 Excerpt

Design of low power VCO enabled quantizer in Continuous Time Sigma Delta ADC for signal processing application

2016 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET) • 2016

High-speed and high-linearity ring oscillator based pulse width modulator

2015 IEEE International Symposium on Circuits and Systems (ISCAS) • 2015
View 3 Excerpts

On convergence between natural and uniform sampling for PWM generation

2015 49th Asilomar Conference on Signals, Systems and Computers • 2015

A 0.03mm2, 40nm CMOS 1.5GS/s all-digital complementary PWM-GRO

2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS) • 2014
View 1 Excerpt

A 20-MHz BW 75-dB SFDR shifted-averaging VCO-based ΔΣ modulator

2014 IEEE International Symposium on Circuits and Systems (ISCAS) • 2014
View 1 Excerpt

A 75dB DR 50MHz BW 3rd order CT-ΔΣ modulator using VCO-based integrators

2014 Symposium on VLSI Circuits Digest of Technical Papers • 2014
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-4 of 4 references

A mostly digital variable-rate continuous-time ADC ΔΣ modulator

2010 IEEE International Solid-State Circuits Conference - (ISSCC) • 2010
View 6 Excerpts
Highly Influenced

A 0.13µm CMOS 78dB SNDR 87mW 20MHz BW CT ΔΣ ADC with VCO-based integrator and quantizer

2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers • 2009
View 2 Excerpts

A 14b 20mW 640MHz CMOS CT /spl Delta//spl Sigma/ ADC with 20MHz Signal Bandwidth and 12b ENOB

2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers • 2006
View 2 Excerpts

Similar Papers

Loading similar papers…