A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM

@article{Kulkarni2007A1M,
  title={A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM},
  author={J. P. Kulkarni and K. Kim and K. Roy},
  journal={IEEE Journal of Solid-State Circuits},
  year={2007},
  volume={42},
  pages={2303-2313}
}
  • J.P. Kulkarni, K. Kim, K. Roy
  • Published 2007
  • Engineering, Computer Science
  • IEEE Journal of Solid-State Circuits
  • We propose a novel Schmitt trigger (ST) based differential 10-transistor SRAM (static random access memory) bitcell suitable for subthreshold operation. The proposed Schmitt trigger based bitcell achieves 1.56 x higher read static noise margin (SNM) ( Vdd = 400 mV) compared to the conventional 6T cell. The robust Schmitt trigger based memory cell exhibits built-in process variation tolerance that gives tight SNM distribution across the process corners. It utilizes differential operation and… CONTINUE READING
    378 Citations
    Process variation tolerant SRAM array for ultra low voltage applications
    • 66
    Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design
    • J. Kulkarni, K. Roy
    • Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2012
    • 133
    • Highly Influenced
    • PDF
    Variation resilient subthreshold SRAM cell design technique
    • 23
    Design and Analysis of Schmitt Trigger Based 10T SRAM in 32 nm Technology
    Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
    • 63
    • Highly Influenced
    Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs
    • 30
    • Highly Influenced
    • PDF
    A 200 mV low leakage current subthreshold SRAM bitcell in a 130 nm CMOS process
    • B. Na, B. Na, Lü Baitao, Lü Baitao
    • Engineering
    • 2012
    • 4
    Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region
    • 6
    • PDF

    References

    SHOWING 1-10 OF 19 REFERENCES
    An Ultra-Low-Power Memory With a Subthreshold Power Supply Voltage
    • 111
    • PDF
    Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies
    • 380
    • PDF
    SRAM leakage suppression by minimizing standby supply voltage
    • 228
    • PDF
    Review and future prospects of low-voltage RAM circuits
    • 160
    • Highly Influential
    • PDF
    A feasibility study of subthreshold SRAM across technology generations
    • 40
    A high density, low leakage, 5T SRAM for embedded caches
    • 87
    Static noise margin variation for sub-threshold SRAM in 65-nm CMOS
    • 301
    • PDF
    Stable SRAM cell design for the 32 nm node and beyond
    • 530
    • PDF
    Dynamic leakage cut-off scheme for low-voltage SRAM's
    • 90
    Static-noise margin analysis of MOS SRAM cells
    • 1,327
    • PDF