A 15MIPS 32b microprocessor

@article{Yetter1987A13,
  title={A 15MIPS 32b microprocessor},
  author={Jeff Yetter and Mark E. Forsyth and William S. Jaffe and Darius Tanksalvala and J. K. Wheeler},
  journal={1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers},
  year={1987},
  volume={XXX},
  pages={26-27}
}
  • J. Yetter, M. Forsyth, J. Wheeler
  • Published 1987
  • Computer Science
  • 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
A Reduced Instruction Set Computer using direct hardware instruction decode and 3-stage pipelined execution will be described. At an operating frequency of 30MHz, a 120Mbytes/s transfer rate on an external cache/coprocessor interface is achieved. NMOS technology is used to implement 115K transistors on an 8.4mm square chip. 

Figures from this paper

A CMOS RISC CPU with on-chip parallel cache
  • E. Rashid, E. Delano, W. Bryg
  • Computer Science
    Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94
  • 1994
TLDR
This CMOS CPU in a 0.55 /spl mu/m, 3-metal process integrates over 1.2 M transistors on a single chip, resulting in a system bus interface that operates at 140 MHz under typical conditions.
An area-utility model for on-chip memories and its application
TLDR
An area model for on-chip memories is presented that considers the supplied bandwidth of the individual memory cells and includes such overhead as control logic, driver logic, and tag storage, thereby permitting comparison of data buffers of different organizations and of arbitrary sizes.
The Density Advantage of Configurable Computing
TLDR
The author attempts to answer questions as to why FPGAs have been so much more successful than their microprocessor and DSP counterparts and how configurable computing fits into the arsenal of structures used to build general, programmable computing platforms.
An area model for on-chip memories and its application
TLDR
An area model suitable for comparing data buffers of different organizations and arbitrary sizes is described and it is shown that, comparing caches and register files in terms of area for the same storage capacity, caches generally occupy more area per bit than register files for small caches because the overhead dominates the cache area at these sizes.
Comparing computing machines
  • A. DeHon
  • Computer Science
    Other Conferences
  • 1998
TLDR
The task of comparing computing machines is looked at, reviewing normalization techniques and many important issues which arise during comparisons, to help designers faced with tradeoffs between technological alternatives.
Reconfigurable architectures for general-purpose computing
TLDR
MATRIX is developed, the first architecture to defer the binding of instruction resources until run-time, allowing the application to organize resources according to its needs, and it is shown that MATRIX yields 10-20$\times the computational density of conventional processors.