A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter

  title={A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter},
  author={L. Singer and T. Brooks},
  journal={1996 Symposium on VLSI Circuits. Digest of Technical Papers},
A 14-bit 10-MHz sampling analog-to-digital converter has been realized without calibration in a double-poly 0.8 /spl mu/m CMOS process. The ADC utilizes a 4-stage pipelined architecture with a wide-band sample-and-hold amplifier and achieves the highest resolution reported to date at 10 MHz. The chip occupies a die area of 19 mm/sup 2/, uses a single 5 V supply voltage, and dissipates only 210 mW. Measured DNL and INL are /spl plusmn/0.7 LSB and /spl plusmn/2.5 LSB, respectively. The SNR and… CONTINUE READING
Highly Cited
This paper has 53 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 32 extracted citations

A pipeline A/D converter architecture with low DNL

IEEE Journal of Solid-State Circuits • 2000
View 4 Excerpts
Highly Influenced

A 14-bit 70MS/s pipeline ADC with power-efficient back-end stages

2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) • 2015
View 1 Excerpt

SHA-Less Pipelined ADC With In Situ Background Clock-Skew Calibration

IEEE Journal of Solid-State Circuits • 2011
View 2 Excerpts

A 10-bit pipelined ADC for high frame-rate video/image capturing instruments and systems

2009 IEEE Symposium on Industrial Electronics & Applications • 2009
View 1 Excerpt

53 Citations

Citations per Year
Semantic Scholar estimates that this publication has 53 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-2 of 2 references

A Power Optimized 13-Bit SMsamples/s Pipelined Analog to Digital Converter in 1.2 pm CMOS,

I D.W. Cline, P. R. Gray
Proc. IEEE CICC, • 1995

Digital - Domain Calibration of Multistep Analog - to - Digital Converters

P. R. Gray, B.-S. Song

Similar Papers

Loading similar papers…