A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes

@article{Urard2005A1D,
  title={A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes},
  author={Pascal Urard and E. Yeo and L. Paumier and P. Georgelin and Thilo Michel and V. Lebars and Etienne Lantreibecq and Bipin Kumar Gupta},
  journal={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.},
  year={2005},
  pages={446-609 Vol. 1}
}
A CODEC fully compliant to DVB-S2 broadcast standards is implemented in both 0.13 /spl mu/m 8M and 90nm 7M low-leakage CMOS technologies. The system includes encoders and decoders for both LDPC codes and serially concatenated BCH codes. This CODEC outperforms the DVB-S2 error performance requirements by up to 0.1dB. The 0.13 /spl mu/m design occupies 49.6mm/sup 2/ and operates at 200MHz, while the 90nm design occupies 15.8mm/sup 2/ and operates at 300MHz. 

Citations

Publications citing this paper.
SHOWING 1-10 OF 32 CITATIONS

Implementation of decoders for symmetric low density parity check codes on parallel computation platforms using OpenCL

  • 2016 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)
  • 2016
VIEW 3 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices

  • 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
  • 2008
VIEW 6 EXCERPTS
CITES BACKGROUND

Low cost LDPC decoder for DVB-S2

  • Proceedings of the Design Automation & Test in Europe Conference
  • 2006
VIEW 9 EXCERPTS
CITES BACKGROUND, METHODS & RESULTS
HIGHLY INFLUENCED

Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
VIEW 1 EXCERPT

Rapid design and prototyping of a reconfigurable decoder architecture for QC-LDPC codes

  • 2013 International Symposium on Rapid System Prototyping (RSP)
  • 2013
VIEW 2 EXCERPTS
CITES BACKGROUND

High-speed LDPC encoder architecture for digital video broadcasting systems

  • 2013 International Conference on ICT Convergence (ICTC)
  • 2012
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-8 OF 8 REFERENCES

On A Class of Error Correcting Binary Group Codes

  • Information and Control
  • 1960
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder

  • 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)
  • 2004
VIEW 1 EXCERPT

A 690-mW 1-Gbit/s 1024-bit Rate-1/2 Low Density Parity Check Code Decoder

A. Blanksby, C. Howland
  • IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar., 2002.
  • 2002
VIEW 2 EXCERPTS

On a Class of Error Correcting Binary Group Codes Low Density Parity Check Codes A 690mW 1Gbit / s 1024bit Rate1 / 2 Low Density Parity Check Code Decoder

D. Ray-Chaudhuri
  • IEEE J . Solid - State Circuits
  • 2002

High throughput low-density parity-check decoder architectures

  • GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270)
  • 2001
VIEW 1 EXCERPT

The Design of a VHDL Based Synthesis Tool for BCH Codecs

E. Jamro
  • The University of Huddersfield,
  • 1997
VIEW 1 EXCERPT