A 128$\,\times$ 128 1.5% Contrast Sensitivity 0.9% FPN 3 µs Latency 4 mW Asynchronous Frame-Free Dynamic Vision Sensor Using Transimpedance Preamplifiers

@article{SerranoGotarredona2013A11,
  title={A 128\$\,\times\$ 128 1.5\% Contrast Sensitivity 0.9\% FPN 3 µs Latency 4 mW Asynchronous Frame-Free Dynamic Vision Sensor Using Transimpedance Preamplifiers},
  author={Teresa Serrano-Gotarredona and Bernab{\'e} Linares-Barranco},
  journal={IEEE Journal of Solid-State Circuits},
  year={2013},
  volume={48},
  pages={827-838}
}
Dynamic Vision Sensors (DVS) have recently appeared as a new paradigm for vision sensing and processing. They feature unique characteristics such as contrast coding under wide illumination variation, micro-second latency response to fast stimuli, and low output data rates (which greatly improves the efficiency of post-processing stages). They can track extremely fast objects (e.g., time resolution is better than 100 kFrames/s video) without special lighting conditions. Their availability has… 
A 240 × 180 130 dB 3 µs Latency Global Shutter Spatiotemporal Vision Sensor
TLDR
This paper presents a dynamic and active pixel vision sensor (DAVIS) which addresses this deficiency by outputting asynchronous DVS events and synchronous global shutter frames concurrently.
A Dynamic Vision Sensor With 1% Temporal Contrast Sensitivity and In-Pixel Asynchronous Delta Modulator for Event Encoding
TLDR
Improvements to a dynamic vision sensor with improved TC sensitivity and event encoding can facilitate the application of DVSs in areas like optical neuroimaging which is demonstrated in a simulated experiment.
A Sensitive Dynamic and Active Pixel Vision Sensor for Color or Neural Imaging Applications
TLDR
The higher sensitivity of SDAVIS192 make this sensor potentially useful for calcium imaging, as shown in a recording from cultured neurons expressing calcium sensitive green fluorescent protein GCaMP6f.
A 25. 3 $\mu$ W at 60 fps $240 \times 160$ Pixel Vision Sensor for Motion Capturing With In-Pixel Nonvolatile Analog Memory Using CAAC-IGZO FET
TLDR
A vision sensor with in-pixel nonvolatile analog memory with c-axis-aligned crystalline oxide semiconductor-based FET realized normal image data capturing, captured differential data of a given reference frame, and retained the captured data for an extended time in each pixel.
4.1 A 640×480 dynamic vision sensor with a 9µm pixel and 300Meps address-event representation
TLDR
A 640×480 VGA-resolution DVS system with a 9µm pixel pitch supporting a data rate of 300Meps for sufficient event transfer in spite of higher resolution is reported.
Selective Change Driven Vision Sensor With Continuous-Time Logarithmic Photoreceptor and Winner-Take-All Circuit for Pixel Selection
TLDR
A 64 × 64 SCD Vision sensor is presented which has been implemented in standard 180 nm CMOS, and is based on a well-known logarithm continuous time cell for light capture, and a new high-speed several thousand input Winner-Take-All (WTA) circuit with single winner selection.
A 240x180 120dB 10mW 12us-latency sparse output vision sensor for mobile applications
TLDR
A CMOS vision sensor that combines event-driven asychronous read out of temporal contrast with synchronous frams-based active pixel sensor (APS) readout of intensity that allows low latency at low data rate and low system-level power consumption is proposed.
Mapping from Frame-Driven to Frame-Free Event-Driven Vision Systems by Low-Rate Rate Coding and Coincidence Processing--Application to Feedforward ConvNets
TLDR
This paper presents a methodology for mapping from a properly trained neural network in a conventional frame-driven representation to an event- driven representation by studying event-driven convolutional neural networks (ConvNet) trained to recognize rotating human silhouettes or high speed poker card symbols.
A 12.6 mW 8.3 Mevents/s contrast detection 128×128 imager with 75 dB intra-scene DR asynchronous random-access digital readout
TLDR
This work presents a temporal contrast detection event-driven asynchronous 128×128 pixel image sensor with integrated 10-bit ADC intensity readout in 0.18 μm 6M 1P CMOS that reduces capacitor sizing requirements within the pixel.
Active Perception With Dynamic Vision Sensors. Minimum Saccades With Optimum Recognition
TLDR
An algorithm for smart saccadic movement decisions that can reduce the number of necessary saccades to half, on average, for a predefined accuracy on the N-MNIST dataset is proposed.
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 71 REFERENCES
A 128$\times$ 128 120 dB 15 $\mu$s Latency Asynchronous Temporal Contrast Vision Sensor
TLDR
This silicon retina provides an attractive combination of characteristics for low-latency dynamic vision under uncontrolled illumination with low post-processing requirements by providing high pixel bandwidth, wide dynamic range, and precisely timed sparse digital output.
A 128 128 120 dB 15 s Latency Asynchronous Temporal Contrast Vision Sensor
TLDR
This silicon retina provides an attractive combination of characteristics for low-latency dynamic vision under uncontrolled illumination with low post-processing requirements by providing high pixel bandwidth, wide dynamic range, and precisely timed sparse digital output.
A 3.6 $\mu$ s Latency Asynchronous Frame-Free Event-Driven Dynamic-Vision-Sensor
TLDR
The ability of the sensor to capture very fast moving objects, rotating at 10 K revolutions per second, has been verified experimentally and a compact preamplification stage has been introduced that allows to improve the minimum detectable contrast over previous designs.
A 100 $\mu$ W 128 $\times$ 64 Pixels Contrast-Based Asynchronous Binary Vision Sensor for Sensor Networks Applications
TLDR
An ultra-low power 128 times 64 pixels vision sensor is here presented, featuring pixel-level spatial contrast extraction and binarization, and the pixel-embedded binary frame buffer allows the sensor to directly process visual information, such as motion and background subtraction, which are the most useful filters in machine vision applications.
A Five-Decade Dynamic-Range Ambient-Light-Independent Calibrated Signed-Spatial-Contrast AER Retina With 0.1-ms Latency and Optional Time-to-First-Spike Mode
TLDR
A spatial-contrast AER contrast retina with a signed output that shows much less mismatch, is almost insensitive to ambient light illumination, and biasing is much less critical than in the original voltage biasing scheme is presented.
Sensitivity and uniformity of a 0.18µm CMOS temporal contrast pixel array
  • C. Posch, D. Matolin
  • Engineering
    2011 IEEE International Symposium of Circuits and Systems (ISCAS)
  • 2011
TLDR
The results are shown to agree well with predictions from theoretical considerations, validating the proposed test method and acquiring and evaluating these three performance parameters simultaneously.
A 32$\,\times\,$ 32 Pixel Convolution Processor Chip for Address Event Vision Sensors With 155 ns Event Latency and 20 Meps Throughput
TLDR
This paper presents a 32 × 32 pixel 2-D convolution event processor whose kernel can have arbitrary shape and size up to32 × 32 and can be configured to discriminate between two simulated propeller-like shapes rotating simultaneously in the field of view at a speed as high as 9400 rps.
A 100×100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding
TLDR
A 100/spl times/100 pixel analog very large scale integration retina is proposed to extract the magnitude and direction of spatial gradients contained in sensed images, using an algorithm based on the concept of steerable filters to compute the gradients.
A QVGA 143 dB Dynamic Range Frame-Free PWM Image Sensor With Lossless Pixel-Level Video Compression and Time-Domain CDS
TLDR
The biomimetic CMOS dynamic vision and image sensor described in this paper is based on a QVGA array of fully autonomous pixels containing event-based change detection and pulse-width-modulation imaging circuitry, which ideally results in lossless video compression through complete temporal redundancy suppression at the pixel level.
A Spatial Contrast Retina With On-Chip Calibration for Neuromorphic Spike-Based AER Vision Systems
TLDR
A 32 times 32 pixels contrast retina microchip that provides its output as an address event representation (AER) stream is presented that shows a reduction in mismatch standard deviation from 57% to 6.6% (indoor light).
...
1
2
3
4
5
...