A 12 bit 40 MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout

@inproceedings{Zeloufi2015A1B,
  title={A 12 bit 40 MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout},
  author={M. Zeloufi and D. Dzahini and F. Rarbi},
  year={2015}
}
We present a SAR ADC with a generalized redundant search algorithm offering the flexibility to relax the requirements on the DAC settling time. The redundancy also allows a digital background calibration, based on a code density analysis, to compensate for the capacitor mismatch effects. The total number of capacitors used in this architecture is limited to one half of the one in a classical SAR design. Only 211 unit capacitors were necessary to reach 12 bit resolution, and the switching… Expand
4 Citations

References

SHOWING 1-10 OF 14 REFERENCES
A 12b 50MS/s 2.1mW SAR ADC with redundancy and digital background calibration
  • 33
A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
  • 11
  • PDF
A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS
  • 57
SAR ADC Algorithm with Redundancy and Digital Error Correction
  • 48
  • Highly Influential
  • PDF
A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS
  • F. Kuttner
  • Computer Science
  • 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)
  • 2002
  • 95
All-MOS charge redistribution analog-to-digital conversion techniques. I
  • 369
All-MOS charge-redistribution analog-to-digital conversion techniques. II
  • 631
ATLAS liquid argon calorimeter front end electronics
  • 81
  • PDF
ADC Performance Survey 1997-2014, [Online]. Available: http://web.stanford.edu/~murmann/adcsurvey.html
  • 2014
A 12 b 50 MS / s 2 . 1 mW SAR ADC with redundancy and digital background calibration , ESSCIRC ( ESSCIRC )
  • Proceedings of the
  • 2013
...
1
2
...