A 12-Bit 200-MHz CMOS ADC

Abstract

A pipelined ADC incorporates a blind LMS calibration algorithm to correct for capacitor mismatches, residue gain error, and op amp nonlinearity. The calibration applies 128 levels and their perturbed values, computing 128 local errors across the input range and driving the mean square of these errors to zero. Fabricated in 90-nm digital CMOS technology, the… (More)

27 Figures and Tables

Topics

Statistics

010202009201020112012201320142015201620172018
Citations per Year

127 Citations

Semantic Scholar estimates that this publication has 127 citations based on the available data.

See our FAQ for additional information.

  • Presentations referencing similar topics