A 12-Bit 1-Gsample/s Nyquist Current-Steering DAC in 0.35 µm CMOS for Wireless Transmitter

  title={A 12-Bit 1-Gsample/s Nyquist Current-Steering DAC in 0.35 µm CMOS for Wireless Transmitter},
  author={P. Aliparast and H. B. Bahar and Z. D. Koozehkanani and J. Sobhi and Gader Karimian},
  journal={Circuits Syst.},
  • P. Aliparast, H. B. Bahar, +2 authors Gader Karimian
  • Published 2011
  • Engineering, Computer Science
  • Circuits Syst.
  • The present work deals with 12-bit Nyquist current-steering CMOS digital-to-analog converter (DAC) which is an essential part in baseband section of wireless transmitter circuits. Using oversampling ratio (OSR) for the proposed DAC leads to avoid use of an active analog reconstruction filter. The optimum segmentation (75%) has been used to get the best DNL and reduce glitch energy. This segmentation ratio guarantees the monotonicity. Higher performance is achieved using a new 3-D thermometer… CONTINUE READING
    8 Citations
    A 1.2V 10-bit 500-MS/s current steering DAC in 90nm technology
    • M. K. Sreekrishnan
    • Computer Science
    • 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)
    • 2016
    Comparison analysis of various R2R D/A converter
    A Tunable Swing-Reduced Driver in 0.13-μm MTCMOS Technology


    A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter
    • 168
    A 10-bit high-speed low-power CMOS D/A converter in 0.2 mm/sup 2/
    • L. Sumanen, M. Waltari, K. Halonen
    • Computer Science, Engineering
    • 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196)
    • 1998
    • 8
    An I/Q channel 12 bit 120MS/s CMOS DAC with three stage thermometer decoders for WLAN
    • 6
    Clock-jitter induced distortion in high speed CMOS switched-current segmented digital-to-analog converters
    • J. L. González, E. Alarcón
    • Computer Science
    • ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
    • 2001
    • 22
    A 350-MS/s 3.3-V 8-bit CMOS D/A converter using a delayed driving scheme
    • 31
    A fully integrated SOC for 802.11b in 0.18-μm CMOS
    • 50