A 12-Bit 1-Gsample/s Nyquist Current-Steering DAC in 0.35 µm CMOS for Wireless Transmitter

@article{Aliparast2011A11,
  title={A 12-Bit 1-Gsample/s Nyquist Current-Steering DAC in 0.35 µm CMOS for Wireless Transmitter},
  author={Peiman Aliparast and Hossein Balazadeh Bahar and Ziaddin Daei Koozehkanani and Jafar Sobhi and Gader Karimian},
  journal={Circuits Syst.},
  year={2011},
  volume={2},
  pages={74-84}
}
The present work deals with 12-bit Nyquist current-steering CMOS digital-to-analog converter (DAC) which is an essential part in baseband section of wireless transmitter circuits. Using oversampling ratio (OSR) for the proposed DAC leads to avoid use of an active analog reconstruction filter. The optimum segmentation (75%) has been used to get the best DNL and reduce glitch energy. This segmentation ratio guarantees the monotonicity. Higher performance is achieved using a new 3-D thermometer… 

A 1.2V 10-bit 500-MS/s current steering DAC in 90nm technology

  • M. K. Sreekrishnan
  • Engineering
    2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)
  • 2016
TLDR
The design and implementation of a 10-bit Segmented Current Steering DAC is carried out at 500 MHz clock frequency and 1.2 V supply voltage to reduce the dependence of current on the output voltage and make the current less dependent on the process technology parameter.

Simulation & performance analysis of various R2R D/A converter using various topologies

TLDR
In this research studies a comparative R2R DAC using various CMOS topologies has been presented and it is well known fact that the binary weighted resistor D/A converted requires a wide range of resistance value and matched switch for each bit position.

Comparison analysis of various R2R D/A converter

TLDR
In this research studies a comparative R2R DAC using various CMOS topologies has been presented and it is well known fact that the binary weighted resistor D/A converted requires a wide range of resistance value and matched switch for each bit position.

A Tunable Swing-Reduced Driver in 0.13-μm MTCMOS Technology

TLDR
A tunable swing-reduced driver (SRD) circuit featuring the mentioned design challenges is presented, enabling low-swing signals with fully controllable output voltage swing that is useful to reduce the power dissipation and delay in the signaling paths.

A Review of Various Trends of Digital-To-Analog Converter with Performance Characteristics and Behavioral Parameters

The CMOS technology which is really shrinking day by day which favors digital circuitry but it is challenge to the analog designer as there are some limitations such as process gradients and random

Reduction of Glitch Energy in Binary Weighted Current Steering DAC: Survey

TLDR
VLSI technology is to optimize the any type of digital architecture used to enhance the various applications and different techniques are used to improve the performance by reducing the glitch energy.

Design of Binary Weighted Current Steering DAC using OEM Technique

TLDR
Reduction of mismatch in binary weighted current steering DAC is described, which used to order the elements to avoid mismatch in order to improve the performance of the DAC.

References

SHOWING 1-10 OF 24 REFERENCES

A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter

In this paper, a 10 bit 1 GS/s current-steering CMOS D/A converter is presented. The measured INL is better than +/-0.2 LSB. The 1 GS/s conversion rate has been obtained by a fully custom designed

A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2

A 10-b current steering CMOS digital-to-analog converter (DAC) is described, with optimized performance for frequency domain applications. For sampling frequencies up to 200 MSample/s, the spurious

A 14-bit intrinsic accuracy Q2 random walk CMOS DAC

In this paper, a 14-bit, 150-MSamples/s current steering digital-to-analog converter (DAC) is presented. It uses the novel Q/sup 2/ random walk switching scheme to obtain full 14-bit accuracy without

A 10-bit high-speed low-power CMOS D/A converter in 0.2 mm/sup 2/

  • L. SumanenM. WaltariK. Halonen
  • Engineering, Computer Science
    1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196)
  • 1998
TLDR
This paper describes design and implementation of a 10-bit current steering CMOS D/A converter for a direct digital synthesizer that achieves >60 dBc SFDR at 250 MS/s sampling rate with power dissipation of 17 mW@3.3 V.

An I/Q channel 12 bit 120MS/s CMOS DAC with three stage thermometer decoders for WLAN

TLDR
An I/Q channel 12bit 120MS/s digital-to-analog converter (DAC) for WLAN application using three stage 4 bit thermometer decoders to minimize glitch energy and linearity error is described.

Clock-jitter induced distortion in high speed CMOS switched-current segmented digital-to-analog converters

  • J. GonzálezE. Alarcón
  • Computer Science
    ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001
TLDR
A new design criteria is introduced based on the effects of the clock-jitter in the DAC spectral performance measured through the SFDR, which is related with the number of input bits assigned to the thermometer code segment.

A 350-MS/s 3.3-V 8-bit CMOS D/A converter using a delayed driving scheme

TLDR
A current source with a delayed driving scheme that reduces fluctuation of internal node voltage of the current source and high-speed switching is realized and a 350-MS/s 8-bit CMOS D/A converter with 3.3-V power supply is described.

1.2-V Low-Power Multi-Mode DAC+Filter Blocks for Reconfigurable (WLAN/UMTS, WLAN/Bluetooth) Transmitters

Two versions of a baseband block composed by a 8-bit current-steering DAC and a fourth-order low-pass reconstruction filter are realized in a 0.13-mum CMOS technology to be embedded in multistandard

A 10-bit 70 MS/s CMOS D/A converter

A 10-bit 70-MS/s D/A (digital-to-analog) converter fabricated in a 1-μm CMOS process is described. A linearity within ±0.5 LSB has been realized by a new switching sequence that is based on

A high yield 12-bit 250-MS/s CMOS D/A converter

A 12-bit linearity binary-weighted all MOS transistor D/A converter is presented. Experimental results demonstrate the feasibility of fabricating with high yield such a converter in a standard CMOS