A 10b 320 MS/s 40 mW open-loop interpolated pipeline ADC

  title={A 10b 320 MS/s 40 mW open-loop interpolated pipeline ADC},
  author={Masaya Miyahara and Hyunui Lee and Daehwa Paik and Akira Matsuzawa},
  journal={2011 Symposium on VLSI Circuits - Digest of Technical Papers},
An open-loop interpolated pipeline ADC is proposed. Weight controlled capacitor arrays are introduced to realize an interpolation and a pipelined operation with open-loop amplifiers. The 10-bit ADC fabricated in 90 nm CMOS demonstrates ENOB of 8.5b over 80 MHz bandwidth (BW) and a conversion rate of 320 MS/s without linearity compensation and consumes 40 mW. The FoMs are 780 fJ/c.-s. defined by the 80 MHz BW and 390 fJ/c.-s. defined by the 320 MSps conversion rate with a BW of 80 MHz. 
Highly Cited
This paper has 23 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 12 extracted citations

A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2017
View 10 Excerpts
Highly Influenced

A 12-bit interpolated pipeline ADC using body voltage controlled amplifier

2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS) • 2013
View 5 Excerpts
Highly Influenced

Design of Interpolated Pipeline ADC Using Low-Gain Open-Loop Amplifiers

IEICE Transactions • 2013
View 10 Excerpts
Method Support
Highly Influenced

A 10-bit 150MS/s current mode SAR ADC in 90nm CMOS

2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) • 2015
View 1 Excerpt

A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers

Proceedings of the IEEE 2013 Custom Integrated Circuits Conference • 2013
View 1 Excerpt


Publications referenced by this paper.
Showing 1-3 of 3 references

in Proc

Y. Asada, K. Yoshihara, T. Urano, M. Miyahara, A. Matsuzawa
IEEE A-SSCC, pp. 141-144, Nov. • 2009
View 2 Excerpts


A. Verma, B. Razavi, IEEE J. Solid-State Circuits
44, pp. 3039-2050, Nov. • 2009
View 1 Excerpt


B. Murmann, B. E. Boser, IEEE J. Solid-State Circuits
38, pp. 2040-2049, Dec. • 2003